MICROCHIP-LOGO

MICROCHIP PolarFire FPGA High Definition Multimedia Interface HDMI Receiver

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- PRODUCT-IMAGE

Selelekela (Botsa Potso)
Moamoheli oa IP oa Microchip's High-Definition Multimedia Interface (HDMI) o ts'ehetsa data ea video le kamohelo ea data ea pakete ea molumo e hlalositsoeng ka mokhoa o tloaelehileng oa HDMI. HDMI RX IP e etselitsoe ka ho khetheha bakeng sa lisebelisoa tsa PolarFire® FPGA le PolarFire System on Chip (SoC) FPGA tse tšehetsang HDMI 2.0 bakeng sa liqeto tse fihlang ho 1920 × 1080 ho 60 Hz ka mokhoa o le mong oa pixel le ho fihla ho 3840 × 2160 ho 60 Hz ka mokhoa oa pixel tse 'nè. RX IP e ts'ehetsa Hot Plug Detect (HPD) bakeng sa ho beha leihlo matla a ho tima kapa ho tima le ho notlolla kapa ho plug liketsahalo ho bonts'a puisano lipakeng tsa mohloli oa HDMI le sinki ea HDMI.

Mohloli oa HDMI o sebelisa mocha oa Display Data (DDC) ho bala Sink's Extended Display Identification Data (EDID) ho fumana tlhophiso le/kapa bokhoni ba Sink. HDMI RX IP e na le EDID e hlophisitsoeng esale pele, eo mohloli oa HDMI o ka e balang ka mocha o tloaelehileng oa I2C. Li-transceivers tsa sesebelisoa sa PolarFire FPGA le PolarFire SoC FPGA li sebelisoa hammoho le RX IP ho senya data ea serial ho data ea 10-bit. Liteishene tsa data ho HDMI li lumelloa ho ba le skew e kholo lipakeng tsa tsona. HDMI RX IP e tlosa skew har'a liteishene tsa data tse sebelisang First-In First-Out (FIFOs). IP ena e fetola data ea Transition Minimized Differential Differential Signaling (TMDS) e amohetsoeng ho tsoa mohloling oa HDMI ka transceiver ho data ea pixel ea 24-bit RGB, data ea audio ea 24-bit le matšoao a taolo. Li-tokens tse 'ne tse tloaelehileng tsa taolo tse boletsoeng ho protocol ea HDMI li sebelisetsoa ho hokahanya data nakong ea deerialization.

Kakaretso

Tafole e latelang e fana ka kakaretso ea litšobotsi tsa HDMI RX IP.

Letlapa la 1. HDMI RX IP Litšobotsi

Core Version Tataiso ena ea mosebelisi e tšehetsa HDMI RX IP v5.4.
Malapa a Sesebediswa a Tsheheditsweng
  • PolarFire® SoC
  • PolarFire
Ts'ehetsoeng Phallo ea Sesebelisoa E hloka Libero® SoC v12.0 kapa e tla lokolloa hamorao.
Li-interfaces tse tšehelitsoeng Li-interfaces tse tšehetsoeng ke HDMI RX IP ke:
  • AXI4-Stream: Moko-taba ona o tšehetsa AXI4-Stream ho likoung tse hlahisoang. Ha e hlophisitsoe ka mokhoa ona, IP e hlahisa matšoao a tletlebo a AXI4 Stream a tloaelehileng.
  • Native: Ha e hlophisitsoe ka mokhoa ona, IP e hlahisa li-video tsa tlhaho le matšoao a molumo.
Ho fana ka laesense HDMI RX IP e fanoa ka likhetho tse peli tse latelang tsa laesense:
  • E patiloe: Khoutu e felletseng ea RTL e fanoeng bakeng sa mantlha. E fumaneha mahala ka laesense efe kapa efe ea Libero, e nolofalletsang mantlha ho ts'oaroa ka SmartDesign. U ka etsa Simulation, Synthesis, Layout le ho hlophisa silicon ea FPGA u sebelisa Libero design suite.
  • RTL: Khoutu e felletseng ea mohloli oa RTL e notletsoe laesense, e hlokang ho rekoa ka thoko.

Likaroloana

HDMI RX IP e na le likarolo tse latelang:

  • E lumellana le HDMI 2.0
  • E tšehetsa 8, 10, 12 le 16 Bits Botebo ba Mmala
  • E tšehetsa Mebala ea Mebala joalo ka RGB, YUV 4:2:2 le YUV 4:4:4
  • E ts'ehetsa Pixels E le 'ngoe kapa tse' Nne ho Kenyelletso ea Oache
  • E ts'ehetsa Liqeto ho fihla ho 1920 ✕ 1080 ho 60 Hz ka mokhoa oa One Pixel le ho fihla ho 3840 ✕ 2160 ho 60 Hz ka mokhoa oa Pixel e Nne.
  • E lemoha Hot-plug
  • E ts'ehetsa Sekema sa Decoding - TMDS
  • E tšehetsa ho kenya DVI
  • E tšehetsa Display Data Channel (DDC) le Enhanced Display Data Channel (E-DDC)
  • E ts'ehetsa Native le AXI4 Stream Interface ea Video bakeng sa Phetiso ea data ea Video
  • E tšehetsa Native le AXI4 Stream Audio Interface bakeng sa Phetiso ea Boitsebiso ba Audio

Likarolo tse sa Tšehetsoeng

Lintlha tse latelang ke tse sa tšehetsoeng tsa HDMI RX IP:

  • 4:2:0 sebopeho sa 'mala ha se tšehetsoe.
  • High Dynamic Range (HDR) le High-bandwidth Digital Content Protection (HDCP) ha li tšehetsoe.
  • Variable Refresh Rate (VRR) le Auto Low Latency Mode (ALLM) ha li tšehetsoe.
  • Horizontal Timing parameters tse sa arohanngoeng ke tse 'ne ka mokhoa oa li-Pixel tse 'nè ha li tšehetsoe.

Litaelo tsa ho Hloma
IP ea mantlha e tlameha ho kenngoa ho IP Catalogue ea Libero® SoC software ka bo eona ka ts'ebetso ea ntlafatso ea IP Catalog ho software ea Libero SoC, kapa e jarolloa ka letsoho ho tsoa lethathamong. Hang ha IP core e kenngoa ho Libero SoC software IP Catalog, e lokisoa, e hlahisoa le ho kenngoa ka har'a Smart Design bakeng sa ho kenngoa morerong oa Libero.

Lisebelisoa tse Lekiloeng tsa Mohloli (Botsa Potso)

Lethathamo le latelang le thathamisa lisebelisoa tse lekiloeng tsa mohloli.

Lethathamo la 1-1. Lisebelisoa tsa Mehloli e Lekiloeng

Lisebelisoa Mokhoa oa Pixel Liqeto Tse Lekiloeng Botebo ba Mmala (Bit) Mokhoa oa Mmala Audio
quantumdata™ M41h HDMI Analyzer 1 720P 30 FPS, 720P 60 FPS le 1080P 60 FPS 8 RGB, YUV444 le YUV422 Ee
1080P 30 FPS 8, 10, 12 le 16
4 720P 30 FPS, 1080P 30 FPS le 4K 60 FPS 8
1080P 60 FPS 8, 12 le 16
4K 30 FPS 8, 10, 12 le 16
Lenovo™ 20U1A007IG 1 1080P 60 FPS 8 RGB Ee
4 1080P 60 FPS le 4K 30 FPS
Dell Latitude 3420 1 1080P 60 FPS 8 RGB Ee
4 4K 30 FPS le 4K 60 FPS
Astro VA-1844A HDMI® Tester 1 720P 30 FPS, 720P 60 FPS le 1080P 60 FPS 8 RGB, YUV444 le YUV422 Ee
1080P 30 FPS 8, 10, 12 le 16
4 720P 30 FPS, 1080P 30 FPS le 4K 30 FPS 8
1080P 30 FPS 8, 12 le 16
NVIDIA® Jetson AGX Orin 32GB H01 Kit 1 1080P 30 FPS 8 RGB Che
4 4K 60 FPS

HDMI RX IP Configuration (Botsa Potso)

Karolo ena e fana ka tlhalosoview ea sebopeho sa HDMI RX IP Configurator le likarolo tsa eona. HDMI RX IP Configurator e fana ka sebopeho sa graphical ho theha HDMI RX core. Sebopeho sena se lumella mosebedisi ho khetha li-parameter tse kang Palo ea Pixels, Palo ea liteishene tsa molumo, Video Interface, Audio Interface, SCRAMBLER, Botebo ba Mobala, Format ea Mobala, Testbench le License. Sebopeho sa Configurator se kenyelletsa menyetla ea ho theoha le likhetho tsa ho etsa litlhophiso. Litlhophiso tsa bohlokoa li hlalositsoe ho Lethathamo la 4-1. Setšoantšo se latelang se fana ka lintlha tse qaqileng view ea sebopeho sa HDMI RX IP Configurator.

Setšoantšo sa 2-1. HDMI RX IP Configurator

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (1)

Sehokelo se boetse se kenyelletsa likonopo tsa OK le Hlakola ho netefatsa kapa ho lahla litlhophiso.

Ts'ebetso ea Hardware (Botsa Potso)

Lipalo tse latelang li hlalosa sebopeho sa HDMI RX IP le transceiver (XCVR).

Setšoantšo sa 3-1. Setšoantšo sa HDMI RX Block

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (2)

Setšoantšo sa 3-2. Sets'oants'o sa Block Detailed Receiver

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (3)

HDMI RX e na le metsotso e merarotages:

  • The phase aligner e hokahanya data e bapileng mabapi le ho laola meeli ea token ho sebelisa transceiver bit slip.
  • Decoder ea TMDS e fetolela data e kentsoeng ea 10-bit ho data ea 8-bit ea phikisele ea video, data ea pakete ea audio ea 4-bit le matšoao a taolo ea 2-bit.
  • Li-FIFO li tlosa lekhalo pakeng tsa lioache tsa litselana tsa R, G le B.

Phase Aligner (Botsa Potso)
Lintlha tse bapileng tsa 10-bit tse tsoang ho XCVR ha se kamehla li tsamaellanang mabapi le meeli ea mantsoe e kentsoeng ea TMDS. Lintlha tse bapileng li hloka ho feto-fetoha hanyane le ho hokahanngoa ho khetholla data. Phase alignner e hokahanya data e kenang e ts'oanang le meeli ea mantsoe ho sebelisa karolo ea "bit-slip" ho XCVR. XCVR ka mokhoa oa Per-Monitor DPI Awareness (PMA) e lumella karolo ea ho thella hanyenyane, moo e lokisang tlhophiso ea lentsoe la 10-bit deserialized ka 1-bit. Nako le nako, ka mor'a ho lokisa lentsoe la 10-bit ka 1 bit slip position, e bapisoa le leha e le efe ea li-tokens tse 'nè tsa taolo ea protocol ea HDMI ho koala boemo nakong ea taolo. Lentsoe la 10-bit le hlophisitsoe ka nepo 'me le nkoa le nepahetse bakeng sa se latelangtages. Kanale e 'ngoe le e' ngoe ea mebala e na le sehokelo sa eona sa mohato, "decoder" ea TMDS e qala ho etsa decoder feela ha li-agner tsa mekhahlelo li notletsoe ho lokisa meeli ea mantsoe.

TMDS Decoder (Botsa Potso)
TMDS decoder decode decoder 10-bit deerialized from transceiver ho data 8-bit pixel nakong ea video. HSYNC, VSYNC le PACKET HEADER li hlahisoa nakong ea taolo ho tsoa ho data ea 10-bit blue channel. Lintlha tsa pakete ea molumo li khethoa ho mocha oa R le G ka 'ngoe ka likotoana tse' nè. Decoder ea TMDS ea kanale ka 'ngoe e sebetsa ka oache ea eona. Kahoo, e ka ba le skew e itseng lipakeng tsa likanale.

Channel ho ea ho Channel De-Skew (Botsa Potso)
FIFO e thehiloeng ho de-skew logic e sebelisoa ho tlosa skew lipakeng tsa likanale. Seteishene se seng le se seng se fumana lets'oao le nepahetseng ho tsoa litsing tsa tokiso ea mekhahlelo ho bonts'a hore na data e kenang ea 10-bit e tsoang ho phase align e nepahetse. Haeba likanale tsohle li nepahetse (li fihletse ho lokisoa ha mekhahlelo), mojule oa FIFO o qala ho fetisa data ka mojule oa FIFO o sebelisa matšoao a nolofalletsang ho bala le ho ngola (o ntse a ngola a ntse a bala le ho bala). Ha lets'oao la taolo le fumanoa ho eng kapa eng ea liphetho tsa FIFO, phallo ea ho bala e emisoa, 'me lets'oao le lemohiloeng le hlahisoa ho bonts'a ho fihla ha lets'oao le itseng molapong oa video. Phallo e baliloeng e qala hape ha lesupa lena le fihlile likanaleng tsohle tse tharo. Ka lebaka leo, skew e amehang e tlosoa. Li-FIFO tsa lioache tse peli li hokahanya melapo eohle e meraro ea data ho oache e putsoa ea kanale ho tlosa skew e loketseng. Setšoantšo se latelang se hlalosa mocha oa mokhoa oa ho tlosa skew.

Setšoantšo sa 3-3. Channel ho ea ho Channel De-Skew

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (4)

DDC (Botsa Potso)
DDC ke mocha oa puisano o ipapisitseng le lintlha tsa libese tsa I2C. Mohloli o sebelisa litaelo tsa I2C ho bala tlhahisoleseling ho E-EDID ea sink e nang le aterese ea lekhoba. HDMI RX IP e sebelisa EDID e boletsoeng esale pele e nang le liqeto tse ngata e ts'ehetsa liqeto ho fihla ho 1920 ✕ 1080 ho 60 Hz ka mokhoa o le mong oa Pixel le ho fihla ho 3840 ✕ 2160 ho 60 Hz ka mokhoa oa Pixel e Nne.
EDID e emela lebitso la ponts'o e le ponts'o ea Microchip HDMI.

HDMI RX Parameters le Interface Signals (Botsa Potso)

Karolo ena e bua ka li-parameter ho HDMI RX GUI configurator le matšoao a I / O.

Litlhophiso tsa Litlhophiso (Botsa Potso)
Tafole e latelang e thathamisa mekhahlelo ea tlhophiso ho HDMI RX IP.

Lethathamo la 4-1. Li-Parameters tsa Tlhophiso

Lebitso la Parameter Tlhaloso
Sebopeho sa Mebala E hlalosa sebaka sa mebala. E tšehetsa mefuta e latelang ea mebala:
  • RGB
  • YCbCr422
  • YCbCr444
Botebo ba Mmala E hlalosa palo ea li-bits ka karolo ea 'mala. E ts'ehetsa 8, 10, 12 le 16 bits ka karolo e 'ngoe.
Palo ea Pixels E bonts'a palo ea lipikselse ka nako ea ho kenya:
  • Pixel ka oache = 1
  • Pixel ka oache = 4
MOHLAKOLA Ts'ehetso bakeng sa qeto ea 4K ho liforeimi tse 60 motsotsoana:
  • Ha 1, tšehetso ea Scrambler e ea sebetsa
  • Ha 0, tšehetso ea Scrambler e koetsoe
Palo ea likanale tsa molumo E tšehetsa palo ea liteishene tsa audio:
  • Likanale tse 2 tsa molumo
  • Likanale tse 8 tsa molumo
Phatlalatso ea Video Native le AXI molapo
Audio Interface Native le AXI molapo
Benche ea liteko E lumella khetho ea tikoloho ea benche ea liteko. E tšehetsa likhetho tse latelang tsa benche ea liteko:
  • Mosebedisi
  • Ha ho letho
Laesense E hlalosa mofuta oa laesense. E fana ka likhetho tse peli tse latelang tsa laesense:
  • RTL
  • Encrypted

Boema-kepe (Botsa Potso)
Tafole e latelang e thathamisa likou tsa ho kenya le ho tsoa tsa HDMI RX IP bakeng sa sebopeho sa Native ha Colour Format e le RGB.

Lethathamo la 4-2. Kenyelletso le Sephetho bakeng sa Sehokahanyi sa Native

Lebitso la Letshwao Tataiso Bophara (Bits) Tlhaloso
RESET_N_I Kenyeletso 1 Lets'oao la ho seta botjha ha asynchronous-tlase
R_RX_CLK_I Kenyeletso 1 Oache e ts'oanang ea kanale ea "R" e tsoang ho XCVR
G_RX_CLK_I Kenyeletso 1 Oache e ts'oanang ea kanale ea "G" ho tsoa ho XCVR
B_RX_CLK_I Kenyeletso 1 Oache e ts'oanang ea kanale ea "B" e tsoang ho XCVR
EDID_RESET_N_I Kenyeletso 1 Lets'oao le sebetsang-tlase la asynchronous edid reset
R_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang le tsoang ho XCVR bakeng sa "R" data e bapileng ea kanale
G_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang ho tsoa ho XCVR bakeng sa "G" data e bapileng ea kanale
B_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang le tsoang ho XCVR bakeng sa "B" data e bapileng ea kanale
Lebitso la Letshwao Tataiso Bophara (Bits) Tlhaloso
DATA_R_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea "R" ho tsoa ho XCVR
DATA_G_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea "G" ho tsoa ho XCVR
DATA_B_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea "B" ho tsoa ho XCVR
SCL_I Kenyeletso 1 Kenyelletso ea oache ea serial ea I2C bakeng sa DDC
HPD_I Kenyeletso 1 Hot plug e lemoha lets'oao la ho kenya. Mohloli o hokahane le lets'oao la ho teba la HPD e lokela ho ba holimo.
SDA_I Kenyeletso 1 Kenyelletso ea data ea serial ea I2C bakeng sa DDC
EDID_CLK_I Kenyeletso 1 Oache ea sistimi ea module ea I2C
BIT_SLIP_R_O Sephetho 1 Letšoao la ho thella hanyenyane ho mocha oa "R" oa transceiver
BIT_SLIP_G_O Sephetho 1 Letšoao la ho thella hanyenyane ho "G" mocha oa transceiver
BIT_SLIP_B_O Sephetho 1 Letšoao la ho thella hanyenyane ho mocha oa "B" oa transceiver
VIDEO_DATA_VALID_O Sephetho 1 Lintlha tsa video tse hlahisitsoeng hantle
AUDIO_DATA_VALID_O Sephetho 1 Lintlha tsa molumo tse hlahisitsoeng hantle
H_SYNC_O Sephetho 1 Ho rapalla ha sync pulse
V_SYNC_O Sephetho 1 Matla a khokahanyo a otlolohileng
R_O Sephetho                                                                                                                                           Lintlha tsa "R" tse khethiloeng
G_O Sephetho                                                                                                                                           Lintlha tsa "G" tse khethiloeng
B_O Sephetho                                                                                                                                           Lintlha tsa "B" tse khethiloeng
SDA_O Sephetho 1 Tlhahiso ea data ea serial ea I2C bakeng sa DDC
HPD_O Sephetho 1 Hot plug e lemoha lets'oao la tlhahiso
ACR_CTS_O Sephetho 20 Audio Clock Regeneration Cycle Timestamp boleng
ACR_N_O Sephetho 20 Phahamiso ea boleng ba ho nchafatsa oache ea molumo (N) paramethara
ACR_VALID_O Sephetho 1 Lets'oao le nepahetseng la ho nchafatsa oache ea molumo
AUDIO_SAMPLE_CH1_O Sephetho 24 Channel 1 audio sample data
AUDIO_SAMPLE_CH2_O Sephetho 24 Channel 2 audio sample data
AUDIO_SAMPLE_CH3_O Sephetho 24 Channel 3 audio sample data
AUDIO_SAMPLE_CH4_O Sephetho 24 Channel 4 audio sample data
AUDIO_SAMPLE_CH5_O Sephetho 24 Channel 5 audio sample data
AUDIO_SAMPLE_CH6_O Sephetho 24 Channel 6 audio sample data
AUDIO_SAMPLE_CH7_O Sephetho 24 Channel 7 audio sample data
AUDIO_SAMPLE_CH8_O Sephetho 24 Channel 8 audio sample data
HDMI_DVI_MODE_O Sephetho 1 E latelang ke mekhoa e 'meli:
  • 1: Mokhoa oa HDMI
  • 0: Mokhoa oa DVI

Tafole e latelang e hlalosa likou tsa ho kenya le ho tsoa tsa HDMI RX IP bakeng sa AXI4 Stream Video Interface.
Lethathamo la 4-3. Li-ports tsa ho kenya le ho tsoa bakeng sa AXI4 Stream Video Interface

Lebitso la Port Tataiso Bophara (Bits) Tlhaloso
TDATA_O Sephetho NUMBER OF PIXELS ✕ Botebo ba Mmala ✕ 3 bits Lintlha tsa video tse hlahisoang [R, G, B]
TVALID_O Sephetho 1 Video e hlahisoang e nepahetse
Lebitso la Port Tataiso Bophara (Bits) Tlhaloso
TLAST_O Sephetho 1 Lets'oao la ho qetela la foreimi ea tlhahiso
TUSER_O Sephetho 3
  • hanyane 0 = VSYNC
  • hanyane 1 = Hsync
  •  palo 2 = 0
  • palo 3 = 0
TSTRB_O Sephetho 3 Sephetho sa data ea video
TKEEP_O Sephetho 3 Boloka data ea video e hlahisoang

Tafole e latelang e hlalosa likou tsa ho kenya le ho tsoa tsa HDMI RX IP bakeng sa AXI4 Stream Audio Interface.

Lethathamo la 4-4. Boema-kepe ba ho Kenyeletsoa le ho Tsoa bakeng sa AXI4 Stream Audio Interface

Lebitso la Port Tataiso Bophara (Bits) Tlhaloso
AUDIO_TDATA_O Sephetho 24 Kenya data ea molumo
AUDIO_TID_O Sephetho 3 Hlahisa kanale ea molumo
AUDIO_TVALID_O Sephetho 1 Lets'oao le nepahetseng la molumo

Tafole e latelang e thathamisa likou tsa ho kenya le ho tsoa tsa HDMI RX IP bakeng sa sebopeho sa Native ha Colour Format e le YUV444.

Lethathamo la 4-5. Kenyelletso le Sephetho bakeng sa Sehokahanyi sa Native

Lebitso la Port Tataiso Bophara (Bits) Tlhaloso
RESET_N_I Kenyeletso 1 Lets'oao la ho seta botjha ha asynchronous-tlase
LANE3_RX_CLK_I Kenyeletso 1 Oache e bapileng ea kanale ea Lane 3 ho tsoa ho XCVR
LANE2_RX_CLK_I Kenyeletso 1 Oache e bapileng ea kanale ea Lane 2 ho tsoa ho XCVR
LANE1_RX_CLK_I Kenyeletso 1 Oache e bapileng ea kanale ea Lane 1 ho tsoa ho XCVR
EDID_RESET_N_I Kenyeletso 1 Lets'oao le sebetsang-tlase la asynchronous edid reset
LANE3_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang le tsoang ho XCVR bakeng sa data e tšoanang ea Lane 3
LANE2_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang le tsoang ho XCVR bakeng sa data e tšoanang ea Lane 2
LANE1_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang le tsoang ho XCVR bakeng sa data e tšoanang ea Lane 1
DATA_LANE3_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea Lane 3 ho tsoa ho XCVR
DATA_LANE2_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea Lane 2 ho tsoa ho XCVR
DATA_LANE1_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea Lane 1 ho tsoa ho XCVR
SCL_I Kenyeletso 1 Kenyelletso ea oache ea serial ea I2C bakeng sa DDC
HPD_I Kenyeletso 1 Hot plug e lemoha lets'oao la ho kenya. Mohloli o hokahane le lets'oao la ho teba la HPD e lokela ho ba holimo.
SDA_I Kenyeletso 1 Kenyelletso ea data ea serial ea I2C bakeng sa DDC
EDID_CLK_I Kenyeletso 1 Oache ea sistimi ea module ea I2C
BIT_SLIP_LANE3_O Sephetho 1 Letšoao la ho thella hanyane ho Lane 3 ea transceiver
BIT_SLIP_LANE2_O Sephetho 1 Letšoao la ho thella hanyane ho Lane 2 ea transceiver
BIT_SLIP_LANE1_O Sephetho 1 Letšoao la ho thella hanyane ho Lane 1 ea transceiver
VIDEO_DATA_VALID_O Sephetho 1 Lintlha tsa video tse hlahisitsoeng hantle
AUDIO_DATA_VALID_O Sephetho 1 Lintlha tsa molumo tse hlahisitsoeng hantle
H_SYNC_O Sephetho 1 Ho rapalla ha sync pulse
V_SYNC_O Sephetho 1 Matla a khokahanyo a otlolohileng
Lebitso la Port Tataiso Bophara (Bits) Tlhaloso
Y_O Sephetho                                                                                                                                           Lintlha tsa "Y" tse khethiloeng
Cb_O Sephetho                                                                                                                                           Lintlha tsa "Cb" tse khethiloeng
Cr_O Sephetho                                                                                                                                           Lintlha tsa "Cr" tse khethiloeng
SDA_O Sephetho 1 Tlhahiso ea data ea serial ea I2C bakeng sa DDC
HPD_O Sephetho 1 Hot plug e lemoha lets'oao la tlhahiso
ACR_CTS_O Sephetho 20 Linako tsa Cycle Regeneration Cycleamp boleng
ACR_N_O Sephetho 20 Phahamiso ea boleng ba ho nchafatsa oache ea molumo (N) paramethara
ACR_VALID_O Sephetho 1 Lets'oao le nepahetseng la ho nchafatsa oache ea molumo
AUDIO_SAMPLE_CH1_O Sephetho 24 Channel 1 audio sample data
AUDIO_SAMPLE_CH2_O Sephetho 24 Channel 2 audio sample data
AUDIO_SAMPLE_CH3_O Sephetho 24 Channel 3 audio sample data
AUDIO_SAMPLE_CH4_O Sephetho 24 Channel 4 audio sample data
AUDIO_SAMPLE_CH5_O Sephetho 24 Channel 5 audio sample data
AUDIO_SAMPLE_CH6_O Sephetho 24 Channel 6 audio sample data
AUDIO_SAMPLE_CH7_O Sephetho 24 Channel 7 audio sample data
AUDIO_SAMPLE_CH8_O Sephetho 24 Channel 8 audio sample data

Tafole e latelang e thathamisa likou tsa ho kenya le ho tsoa tsa HDMI RX IP bakeng sa sebopeho sa Native ha Colour Format e le YUV422.

Lethathamo la 4-6. Kenyelletso le Sephetho bakeng sa Sehokahanyi sa Native

Lebitso la Port Tataiso Bophara (Bits) Tlhaloso
RESET_N_I Kenyeletso 1 Lets'oao la ho seta botjha ha asynchronous-tlase
LANE3_RX_CLK_I Kenyeletso 1 Oache e bapileng ea kanale ea Lane 3 ho tsoa ho XCVR
LANE2_RX_CLK_I Kenyeletso 1 Oache e bapileng ea kanale ea Lane 2 ho tsoa ho XCVR
LANE1_RX_CLK_I Kenyeletso 1 Oache e bapileng ea kanale ea Lane 1 ho tsoa ho XCVR
EDID_RESET_N_I Kenyeletso 1 Lets'oao le sebetsang-tlase la asynchronous edid reset
LANE3_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang le tsoang ho XCVR bakeng sa data e tšoanang ea Lane 3
LANE2_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang le tsoang ho XCVR bakeng sa data e tšoanang ea Lane 2
LANE1_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang le tsoang ho XCVR bakeng sa data e tšoanang ea Lane 1
DATA_LANE3_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea Lane 3 ho tsoa ho XCVR
DATA_LANE2_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea Lane 2 ho tsoa ho XCVR
DATA_LANE1_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea Lane 1 ho tsoa ho XCVR
SCL_I Kenyeletso 1 Kenyelletso ea oache ea serial ea I2C bakeng sa DDC
HPD_I Kenyeletso 1 Hot plug e lemoha lets'oao la ho kenya. Mohloli o hokahane le lets'oao la ho teba la HPD e lokela ho ba holimo.
SDA_I Kenyeletso 1 Kenyelletso ea data ea serial ea I2C bakeng sa DDC
EDID_CLK_I Kenyeletso 1 Oache ea sistimi ea module ea I2C
BIT_SLIP_LANE3_O Sephetho 1 Letšoao la ho thella hanyane ho Lane 3 ea transceiver
BIT_SLIP_LANE2_O Sephetho 1 Letšoao la ho thella hanyane ho Lane 2 ea transceiver
BIT_SLIP_LANE1_O Sephetho 1 Letšoao la ho thella hanyane ho Lane 1 ea transceiver
VIDEO_DATA_VALID_O Sephetho 1 Lintlha tsa video tse hlahisitsoeng hantle
Lebitso la Port Tataiso Bophara (Bits) Tlhaloso
AUDIO_DATA_VALID_O Sephetho 1 Lintlha tsa molumo tse hlahisitsoeng hantle
H_SYNC_O Sephetho 1 Ho rapalla ha sync pulse
V_SYNC_O Sephetho 1 Matla a khokahanyo a otlolohileng
Y_O Sephetho                                                                                                                                           Lintlha tsa "Y" tse khethiloeng
C_O Sephetho                                                                                                                                           Lintlha tsa "C" tse khethiloeng
SDA_O Sephetho 1 Tlhahiso ea data ea serial ea I2C bakeng sa DDC
HPD_O Sephetho 1 Hot plug e lemoha lets'oao la tlhahiso
ACR_CTS_O Sephetho 20 Linako tsa Cycle Regeneration Cycleamp boleng
ACR_N_O Sephetho 20 Phahamiso ea boleng ba ho nchafatsa oache ea molumo (N) paramethara
ACR_VALID_O Sephetho 1 Lets'oao le nepahetseng la ho nchafatsa oache ea molumo
AUDIO_SAMPLE_CH1_O Sephetho 24 Channel 1 audio sample data
AUDIO_SAMPLE_CH2_O Sephetho 24 Channel 2 audio sample data
AUDIO_SAMPLE_CH3_O Sephetho 24 Channel 3 audio sample data
AUDIO_SAMPLE_CH4_O Sephetho 24 Channel 4 audio sample data
AUDIO_SAMPLE_CH5_O Sephetho 24 Channel 5 audio sample data
AUDIO_SAMPLE_CH6_O Sephetho 24 Channel 6 audio sample data
AUDIO_SAMPLE_CH7_O Sephetho 24 Channel 7 audio sample data
AUDIO_SAMPLE_CH8_O Sephetho 24 Channel 8 audio sample data

Tafole e latelang e thathamisa likou tsa ho kenya le tse hlahisoang tsa HDMI RX IP bakeng sa sebopeho sa Native ha SCRAMBLER e buletsoe.

Lethathamo la 4-7. Kenyelletso le Sephetho bakeng sa Sehokahanyi sa Native

Lebitso la Port Tataiso Bophara (Bits) Tlhaloso
RESET_N_I Kenyeletso 1 Lets'oao la ho seta botjha ha asynchronous-tlase
R_RX_CLK_I Kenyeletso 1 Oache e ts'oanang ea kanale ea "R" e tsoang ho XCVR
G_RX_CLK_I Kenyeletso 1 Oache e ts'oanang ea kanale ea "G" ho tsoa ho XCVR
B_RX_CLK_I Kenyeletso 1 Oache e ts'oanang ea kanale ea "B" e tsoang ho XCVR
EDID_RESET_N_I Kenyeletso 1 Lets'oao le sebetsang-tlase la asynchronous edid reset
HDMI_CABLE_CLK_I Kenyeletso 1 Oache ea thapo e tsoang mohloling oa HDMI
R_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang le tsoang ho XCVR bakeng sa "R" data e bapileng ea kanale
G_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang ho tsoa ho XCVR bakeng sa "G" data e bapileng ea kanale
B_RX_VALID_I Kenyeletso 1 Letšoao le sebetsang le tsoang ho XCVR bakeng sa "B" data e bapileng ea kanale
DATA_R_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea "R" ho tsoa ho XCVR
DATA_G_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea "G" ho tsoa ho XCVR
DATA_B_I Kenyeletso NUMBER OF PIXELS ✕ 10 bits E fumane data e tšoanang ea "B" ho tsoa ho XCVR
SCL_I Kenyeletso 1 Kenyelletso ea oache ea serial ea I2C bakeng sa DDC
HPD_I Kenyeletso 1 Hot plug e lemoha lets'oao la ho kenya. Mohloli o hokahane le teba, 'me letšoao la HPD le lokela ho ba holimo.
SDA_I Kenyeletso 1 Kenyelletso ea data ea serial ea I2C bakeng sa DDC
EDID_CLK_I Kenyeletso 1 Oache ea sistimi ea module ea I2C
BIT_SLIP_R_O Sephetho 1 Letšoao la ho thella hanyenyane ho mocha oa "R" oa transceiver
BIT_SLIP_G_O Sephetho 1 Letšoao la ho thella hanyenyane ho "G" mocha oa transceiver
Lebitso la Port Tataiso Bophara (Bits) Tlhaloso
BIT_SLIP_B_O Sephetho 1 Letšoao la ho thella hanyenyane ho mocha oa "B" oa transceiver
VIDEO_DATA_VALID_O Sephetho 1 Lintlha tsa video tse hlahisitsoeng hantle
AUDIO_DATA_VALID_O Liphetho1 1 Lintlha tsa molumo tse hlahisitsoeng hantle
H_SYNC_O Sephetho 1 Ho rapalla ha sync pulse
V_SYNC_O Sephetho 1 Matla a khokahanyo a otlolohileng
DATA_ RATE_O Sephetho 16 Sekhahla sa data sa Rx. Lintlha tse latelang ke tsa sekhahla sa data:
  • x1734 = 5940 Mbps
  • x0B9A = 2960 Mbps
  •  x05CD = 1485 Mbps
  • x2E6 = 742.5 Mbps
R_O Sephetho                                                                                                                                           Lintlha tsa "R" tse khethiloeng
G_O Sephetho                                                                                                                                           Lintlha tsa "G" tse khethiloeng
B_O Sephetho                                                                                                                                           Lintlha tsa "B" tse khethiloeng
SDA_O Sephetho 1 Tlhahiso ea data ea serial ea I2C bakeng sa DDC
HPD_O Sephetho 1 Hot plug e lemoha lets'oao la tlhahiso
ACR_CTS_O Sephetho 20 Linako tsa Cycle Regeneration Cycleamp boleng
ACR_N_O Sephetho 20 Phahamiso ea boleng ba ho nchafatsa oache ea molumo (N) paramethara
ACR_VALID_O Sephetho 1 Lets'oao le nepahetseng la ho nchafatsa oache ea molumo
AUDIO_SAMPLE_CH1_O Sephetho 24 Channel 1 audio sample data
AUDIO_SAMPLE_CH2_O Sephetho 24 Channel 2 audio sample data
AUDIO_SAMPLE_CH3_O Sephetho 24 Channel 3 audio sample data
AUDIO_SAMPLE_CH4_O Sephetho 24 Channel 4 audio sample data
AUDIO_SAMPLE_CH5_O Sephetho 24 Channel 5 audio sample data
AUDIO_SAMPLE_CH6_O Sephetho 24 Channel 6 audio sample data
AUDIO_SAMPLE_CH7_O Sephetho 24 Channel 7 audio sample data
AUDIO_SAMPLE_CH8_O Sephetho 24 Channel 8 audio sample data

Ketsiso ea Testbench (Botsa Potso)

Testbench e fanoa ho lekola ts'ebetso ea konokono ea HDMI RX. Testbench e sebetsa feela ho Native Interface ha palo ea pixels e le 'ngoe.

Ho etsisa mantlha ho sebelisa testbench, etsa mehato e latelang:

  1. Fesetereng ea Phallo ea Moralo, holisa Etsa Moralo.
  2. Tlanya ka ho le letona ho Etsa SmartDesign Testbench, ebe o tobetsa Run, joalokaha ho bontšitsoe setšoantšong se latelang.
    Setšoantšo sa 5-1. Ho theha SmartDesign TestbenchMICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (5)
  3. Kenya lebitso bakeng sa SmartDesign testbench, ebe o tobetsa OK.
    Setšoantšo sa 5-2. Ho reha SmartDesign TestbenchMICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (6)SmartDesign testbench e entsoe, 'me seile se hlaha ka ho le letona la pane ea Phallo ea Moralo.
  4. Tsamaea ho Libero® SoC Catalog, khetha View > Windows > IP Catalog, 'me joale atolosa Solutions-Video. Tobetsa habeli HDMI RX IP (v5.4.0) ebe o tobetsa OK.
  5. Khetha likou tsohle, tobetsa ka ho le letona 'me u khethe Ntšetsa ho Boemo bo Phahameng.
  6. Ka har'a sesebelisoa sa SmartDesign, tobetsa Hlahisa Karolo.
  7. Ho Stimulus Hierarchy tab, tobetsa ka ho le letona HDMI_RX_TB testbench file, ebe o tobetsa Simulate Pre-Synth Design > Open Interactively.

Sesebelisoa sa ModelSim® se bula ka testbench, joalokaha ho bontšitsoe setšoantšong se latelang.

Setšoantšo sa 5-3. Sesebelisoa sa ModelSim se nang le HDMI RX Testbench File

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (7)

Bohlokoa: If ketsiso e sitisoa ka lebaka la moeli oa nako oa ho matha o boletsoeng ho DO file, sebelisa run -all command ho phethela papiso.

License (Botsa Potso)

HDMI RX IP e fanoa ka likhetho tse peli tse latelang tsa laesense:

  • E patiloe: Khoutu e felletseng ea RTL e fanoeng bakeng sa mantlha. E fumaneha mahala ka laesense efe kapa efe ea Libero, e nolofalletsang mantlha ho ts'oaroa ka SmartDesign. U ka etsa Simulation, Synthesis, Layout, le ho hlophisa silicon ea FPGA u sebelisa Libero design suite.
  • RTL: Khoutu e felletseng ea mohloli oa RTL e notletsoe laesense, e hlokang ho rekoa ka thoko.

Liphetho tsa Ketsiso (Botsa Potso)

Setšoantšo se latelang sa nako bakeng sa HDMI RX IP se bonts'a data ea video le linako tsa taolo ea data.

Setšoantšo sa 6-1. Lintlha tsa Video

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (8)

Setšoantšo se latelang se bonts'a liphetho tsa hsync le vsync bakeng sa lintlha tse tsamaellanang tsa taolo.

Setšoantšo sa 6-2. Ho Horizontal Sync le Lipontšo tsa Vertical Sync

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (9)

Setšoantšo se latelang se bontša karolo ea EDID.

Setšoantšo sa 6-3. EDID Lipontšo

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (10)

Tšebeliso ea Lisebelisoa (Botsa Potso)

HDMI RX IP e kenngwa tshebetsong ho PolarFire® FPGA (MPF300T - 1FCG1152I Package). Tafole e latelang e thathamisa lisebelisoa tse sebelisoang ha Palo ea Pixels = 1 pixel.

Lethathamo la 7-1. Tšebeliso ea Lisebelisoa bakeng sa Mokhoa oa 1 oa Pixel

Sebopeho sa Mebala Botebo ba Mmala MOHLAKOLA Lesela 4LUT Lesela DFF Sesebelisoa sa 4LUT Sebopeho sa DFF uSRAM (64×12) LSRAM (20k)
RGB 8 Thibela 987 1867 360 360 0 10
10 Thibela 1585 1325 456 456 11 9
12 Thibela 1544 1323 456 456 11 9
16 Thibela 1599 1331 492 492 14 9
YCbCr422 8 Thibela 1136 758 360 360 3 9
YCbCr444 8 Thibela 1105 782 360 360 3 9
10 Thibela 1574 1321 456 456 11 9
12 Thibela 1517 1319 456 456 11 9
16 Thibela 1585 1327 492 492 14 9

Tafole e latelang e thathamisa lisebelisoa tse sebelisoang ha Palo ea Pixels = 4 pixel.

Lethathamo la 7-2. Tšebeliso ea Lisebelisoa bakeng sa Mokhoa oa 4 oa Pixel

Sebopeho sa Mebala Botebo ba Mmala MOHLAKOLA Lesela 4LUT Lesela DFF Sesebelisoa sa 4LUT Sebopeho sa DFF uSRAM (64×12) LSRAM (20k)
RGB 8 Thibela 1559 1631 1080 1080 9 27
12 Thibela 1975 2191 1344 1344 31 27
16 Thibela 1880 2462 1428 1428 38 27
RGB 10 Thusa 4231 3306 1008 1008 3 27
12 Thusa 4253 3302 1008 1008 3 27
16 Thusa 3764 3374 1416 1416 37 27
YCbCr422 8 Thibela 1485 1433 912 912 7 23
YCbCr444 8 Thibela 1513 1694 1080 1080 9 27
12 Thibela 2001 2099 1344 1344 31 27
16 Thibela 1988 2555 1437 1437 38 27

Tafole e latelang e thathamisa lisebelisoa tse sebelisoang ha Nomoro ea Pixels = 4 pixel le SCRAMBLER e lumelletsoe.

Lethathamo la 7-3. Tšebeliso ea Lisebelisuoa bakeng sa Mokhoa oa 4 oa Pixel le SCRAMBLER e Buletsoe

Sebopeho sa Mebala Botebo ba Mmala MOHLAKOLA Lesela 4LUT Lesela DFF Sesebelisoa sa 4LUT Sebopeho sa DFF uSRAM (64×12) LSRAM (20k)
RGB 8 Thusa 5029 5243 1126 1126 9 28
YCbCr422 8 Thusa 4566 3625 1128 1128 13 27
YCbCr444 8 Thusa 4762 3844 1176 1176 17 27

Khokahano ea Sisteme (Botsa Potso)

Karolo ena e bonts'a mokhoa oa ho kopanya IP ho moralo oa Libero.
Tafole e latelang e thathamisa tlhophiso ea PF XCVR, PF TX PLL le PF CCC e hlokahalang bakeng sa liqeto tse fapaneng le bophara ba hanyane.

Lethathamo la 8-1. PF XCVR, PF TX PLL le PF CCC Configurations

Qeto Bit Width Phetoho ea PF XCVR CDR REF TŠEBELETSO Phetoho ea PF CCC
Sekhahla sa data ea RX RX CDR Ref Clock Frequency Bophara ba Lesela la RX PCS Nako ea ho Kena Phatlalatso ea Phatlalatso
1 PXL (1080p60) 8 1485 148.5 10 AE27, AE28 NA NA
1 PXL (1080p30) 10 1485 148.5 10 AE27, AE28 92.5 74
12 1485 148.5 10 AE27, AE28 74.25 111.375
16 1485 148.5 10 AE27, AE28 74.25 148.5
4 PXL (1080p60) 8 1485 148.5 40 AE27, AE28 NA NA
12 1485 148.5 40 AE27, AE28 55.725 37.15
16 1485 148.5 40 AE27, AE28 74.25 37.125
4 PXL (4kp30) 8 1485 148.5 40 AE27, AE28 NA NA
10 3712.5 148.5 40 AE29, AE30 92.81 74.248
12 4455 148.5 40 AE29, AE30 111.375 74.25
16 5940 148.5 40 AE29, AE30 148.5 74.25
4 PXL (4Kp60) 8 5940 148.5 40 AE29, AE30 NA NA

HDMI RX SampMoqapi oa 1: Ha e hlophisitsoe ho Botebo ba Mobala = 8-bit le Palo ea Pixels = 1 Pixel mode, e bontšoa setšoantšong se latelang.

Setšoantšo sa 8-1. HDMI RX Sample Design 1

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (11)

Bakeng sa mohlalaample, litlhophisong tsa 8-bit, likarolo tse latelang ke karolo ea moralo:

  • PF_XCVR_ERM (PF_XCVR_ERM_C0_0) e etselitsoe TX le RX full duplex mode. Sekhahla sa data sa RX sa 1485 Mbps ka mokhoa oa PMA, 'me bophara ba data bo lokiselitsoe ho ba 10 bit bakeng sa 1 PXL mode le 148.5 MHz CDR. Sekhahla sa data sa TX sa 1485 Mbps ka mokhoa oa PMA, ka bophara ba data bo hlophisitsoeng e le 10-bit e nang le karohano ea oache factor 4.
  • LANE0_CDR_REF_CLK, LANE1_CDR_REF_CLK, LANE2_CDR_REF_CLK le LANE3_CDR_REF_CLK li khannoa ho tloha PF_XCVR_REF_CLK ka AE27, AE28 Lipampiri.
  • Pini ea EDID CLK_I e lokela ho tsamaisoa ka oache ea 150 MHz ka CCC.
  • R_RX_CLK_I, G_RX_CLK_I le B_RX_CLK_I li khannoa ke LANE3_TX_CLK_R, LANE2_TX_CLK_R le LANE1_TX_CLK_R, ka ho latellana.
  • R_RX_VALID_I, G_RX_VALID_I le B_RX_VALID_I li khannoa ke LANE3_RX_VAL, LANE2_RX_VAL le LANE1_RX_VAL, ka ho latellana.
  • DATA_R_I, DATA_G_I le DATA_B_I li tsamaisoa ke LANE3_RX_DATA, LANE2_RX_DATA le LANE1_RX_DATA, ka ho latellana.

HDMI RX SampMoqapi oa 2: Ha e hlophisitsoe ho Botebo ba Mobala = 8-bit le Palo ea Pixels = 4 Pixel mode, e bontšoa setšoantšong se latelang.

Setšoantšo sa 8-2. HDMI RX Sample Design 2

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (12)

Bakeng sa mohlalaample, litlhophisong tsa 8-bit, likarolo tse latelang ke karolo ea moralo:

  • PF_XCVR_ERM (PF_XCVR_ERM_C0_0) e etselitsoe TX le RX full duplex mode. Sekhahla sa data sa RX sa 1485 Mbps ka mokhoa oa PMA, 'me bophara ba data bo lokiselitsoe ho ba 40 bit bakeng sa 4 PXL mode le 148.5 MHz CDR. Sekhahla sa data sa TX sa 1485 Mbps ka mokhoa oa PMA, ka bophara ba data bo hlophisitsoeng e le 40-bit e nang le karohano ea oache factor 4.
  • LANE0_CDR_REF_CLK, LANE1_CDR_REF_CLK, LANE2_CDR_REF_CLK le LANE3_CDR_REF_CLK li khannoa ho tloha PF_XCVR_REF_CLK ka AE27, AE28 Lipampiri.
  • Pini ea EDID CLK_I e lokela ho tsamaisoa ka oache ea 150 MHz ka CCC.
  • R_RX_CLK_I, G_RX_CLK_I le B_RX_CLK_I li khannoa ke LANE3_TX_CLK_R, LANE2_TX_CLK_R le LANE1_TX_CLK_R, ka ho latellana.
  • R_RX_VALID_I, G_RX_VALID_I le B_RX_VALID_I li khannoa ke LANE3_RX_VAL, LANE2_RX_VAL le LANE1_RX_VAL, ka ho latellana.
  • DATA_R_I, DATA_G_I le DATA_B_I li tsamaisoa ke LANE3_RX_DATA, LANE2_RX_DATA le LANE1_RX_DATA, ka ho latellana.

HDMI RX SampMoqapi oa 3: Ha e hlophisitsoe ho Botebo ba Mobala = 8-bit le Palo ea Pixels = 4 Pixel mode le SCRAMBLER = E nolofalitsoe, e bontšoa setšoantšong se latelang.

Setšoantšo sa 8-3. HDMI RX Sample Design 3

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (13)

Bakeng sa mohlalaample, litlhophisong tsa 8-bit, likarolo tse latelang ke karolo ea moralo:

  • PF_XCVR_ERM (PF_XCVR_ERM_C0_0) e etselitsoe TX le RX Independent mode. Sekhahla sa data sa RX sa 5940 Mbps ka mokhoa oa PMA, ka bophara ba data bo hlophisitsoeng e le 40 bit bakeng sa 4 PXL mode le 148.5 MHz CDR. Sekhahla sa data sa TX sa 5940 Mbps ka mokhoa oa PMA, ka bophara ba data bo hlophisitsoeng e le 40-bit e nang le karohano ea oache factor 4.
  • LANE0_CDR_REF_CLK, LANE1_CDR_REF_CLK, LANE2_CDR_REF_CLK le LANE3_CDR_REF_CLK li khannoa ho tloha PF_XCVR_REF_CLK ka AF29, AF30 Li-Pad Pins.
  • Pin ea EDID CLK_I e lokela ho khanna ka oache ea 150 MHz ka CCC.
  • R_RX_CLK_I, G_RX_CLK_I le B_RX_CLK_I li khannoa ke LANE3_TX_CLK_R, LANE2_TX_CLK_R le LANE1_TX_CLK_R, ka ho latellana.
  • R_RX_VALID_I, G_RX_VALID_I le B_RX_VALID_I li khannoa ke LANE3_RX_VAL, LANE2_RX_VAL le LANE1_RX_VAL, ka ho latellana.
  • DATA_R_I, DATA_G_I le DATA_B_I li tsamaisoa ke LANE3_RX_DATA, LANE2_RX_DATA le LANE1_RX_DATA, ka ho latellana.

HDMI RX SampMoqapi oa 4: Ha e hlophisitsoe ho Botebo ba Mobala = 12-bit le Palo ea Pixels = 4 Pixel mode le SCRAMBLER = E nolofalitsoe, e bontšoa setšoantšong se latelang.

Setšoantšo sa 8-4. HDMI RX Sample Design 4

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (14)

Bakeng sa mohlalaample, litlhophisong tsa 12-bit, likarolo tse latelang ke karolo ea moralo:

  • PF_XCVR_ERM (PF_XCVR_ERM_C0_0) e hlophisitsoe molemong oa RX Feela. Sekhahla sa data sa RX sa 4455 Mbps ka mokhoa oa PMA, ka bophara ba data bo hlophisitsoeng e le 40 bit bakeng sa 4 PXL mode le 148.5 MHz CDR.
  • LANE0_CDR_REF_CLK, LANE1_CDR_REF_CLK, LANE2_CDR_REF_CLK le LANE3_CDR_REF_CLK li khannoa ho tloha PF_XCVR_REF_CLK ka AF29, AF30 Li-Pad Pins.
  • Pin ea EDID CLK_I e lokela ho khanna ka oache ea 150 MHz ka CCC.
  • R_RX_CLK_I, G_RX_CLK_I le B_RX_CLK_I li khannoa ke LANE3_TX_CLK_R, LANE2_TX_CLK_R le LANE1_TX_CLK_R, ka ho latellana.
  • R_RX_VALID_I, G_RX_VALID_I le B_RX_VALID_I li khannoa ke LANE3_RX_VAL, LANE2_RX_VAL le LANE1_RX_VAL, ka ho latellana.
  • DATA_R_I, DATA_G_I le DATA_B_I li tsamaisoa ke LANE3_RX_DATA, LANE2_RX_DATA le LANE1_RX_DATA, ka ho latellana.
  • PF_CCC_C0 module e hlahisa oache e bitsoang OUT0_FABCLK_0 e nang le maqhubu a 74.25 MHz, e nkiloeng ho tloha ho 111.375 MHz, e tsamaisoang ke LANE1_RX_CLK_R.

HDMI RX SampMoqapi oa 5: Ha e hlophisitsoe ho Botebo ba Mobala = 8-bit, Palo ea Pixels = 4 Pixel mode le SCRAMBLER = E nolofalitsoe e bontšoa setšoantšong se latelang. Moralo ona ke sekhahla sa data se matla le DRI.

Setšoantšo sa 8-5. HDMI RX Sample Design 5

MICROCHIP-PolarFire-FPGA-High-Definition-Multimedia-Interface-HDMI-Receiver- (15)

Bakeng sa mohlalaample, litlhophisong tsa 8-bit, likarolo tse latelang ke karolo ea moralo:

  • PF_XCVR_ERM (PF_XCVR_ERM_C0_0) e hlophisitsoe bakeng sa mokhoa oa RX Feela o nang le sebopeho se matla sa tlhophiso. Sekhahla sa data sa RX sa 5940 Mbps ka mokhoa oa PMA, ka bophara ba data bo hlophisitsoeng e le 40 bit bakeng sa 4 PXL mode le 148.5 MHz CDR.
  • LANE0_CDR_REF_CLK, LANE1_CDR_REF_CLK, LANE2_CDR_REF_CLK le LANE3_CDR_REF_CLK li khannoa ho tloha PF_XCVR_REF_CLK ka AF29, AF30 Li-Pad Pins.
  • Pin ea EDID CLK_I e lokela ho khanna ka oache ea 150 MHz ka CCC.
  • R_RX_CLK_I, G_RX_CLK_I le B_RX_CLK_I li khannoa ke LANE3_TX_CLK_R, LANE2_TX_CLK_R le LANE1_TX_CLK_R, ka ho latellana.
  • R_RX_VALID_I, G_RX_VALID_I le B_RX_VALID_I li khannoa ke LANE3_RX_VAL, LANE2_RX_VAL le LANE1_RX_VAL, ka ho latellana.
  • DATA_R_I, DATA_G_I le DATA_B_I li tsamaisoa ke LANE3_RX_DATA, LANE2_RX_DATA le LANE1_RX_DATA, ka ho latellana.

Nalane ea Tlhahlobo (Botsa Potso)

Nalane ea ntlafatso e hlalosa liphetoho tse kentsoeng tšebetsong tokomaneng. Liphetoho li thathamisitsoe ka ntlafatso, ho qala ka khatiso ea morao-rao.

Lethathamo la 9-1. Nalane ea Phetoho

Khatiso Letsatsi Tlhaloso
D 02/2025 Lenane le latelang ke lethathamo la liphetoho tse entsoeng tokollong ea C ea tokomane:
  • E ntlafalitse mofuta oa HDMI RX IP ho isa ho 5.4.
  • Kenyelletso e ntlafalitsoeng e nang le likarolo le likarolo tse sa tšehetsoeng.
  • Karolo ea Lisebelisoa tse Lekiloeng tse Ekelitsoeng.
  • Setšoantšo se ntlafalitsoeng sa 3-1 le 3-3 karolong ea Ts'ebetsong ea Hardware.
  • Karolo e ekelitsoeng ea Configuration Parameters.
  • Lethathamo la 4-2 le ntlafalitsoeng, la 4-4, la 4-5, la 4-6 le la 4-7 karolong ea Maemo.
  • Ntlafatso ea Setšoantšo sa 5-2 karolong ea Testbench Simulation.
  • Lethathamo le ntlafalitsoeng la 7-1 le la 7-2 le kentse Lethathamo la 7-3 karolong ea Tšebeliso ea Mehloli.
  • Setšoantšo se ntlafalitsoeng 8-1, Setšoantšo sa 8-2, 8-3 le 8-4 karolong ea Tsamaiso ea Tsamaiso.
  • E kentse sekhahla sa data se matla ka moralo oa DRI example ho System Integration karolo.
C 02/2023 Lenane le latelang ke lethathamo la liphetoho tse entsoeng tokollong ea C ea tokomane:
  • E ntlafalitse mofuta oa HDMI RX IP ho isa ho 5.2
  • E ntlafalitse qeto e tšehetsoeng ka mokhoa oa pixel tse 'nè ho pholletsa le tokomane
  • Ntlafatso ea setšoantšo sa 2-1
B 09/2022 Lenane le latelang ke lenane la liphetoho tse entsoeng tokollong ea B ea tokomane:
  • E ntlafalitse tokomane ea v5.1
  • Lethathamo la 4-2 le ntlafalitsoeng la 4-3
A 04/2022 Lenane le latelang ke lethathamo la liphetoho tokollong ea A ea tokomane:
  • Tokomane e fetiselitsoe ho thempleite ea Microchip
  • Nomoro ea tokomane e ntlafalitsoe ho DS50003298A ho tloha 50200863
  • Karolo e ntlafalitsoeng ea TMDS Decoder
  • Litafole tse nchafalitsoeng Lethathamo la 4-2 le Lethathamo la 4-3
  •  Setšoantšo se ntlafalitsoeng 5-3, Setšoantšo sa 6-1, Setšoantšo sa 6-2
2.0 Se latelang ke kakaretso ea liphetoho tse entsoeng tokisong ena.
  • E Ekelitsoe Lethathamo la 4-3
  • Litafole tse ntlafalitsoeng tsa Tšebeliso ea Mehloli
1.0 08/2021 Phetolelo ea Pele.

Tšehetso ea Microchip FPGA
Sehlopha sa lihlahisoa tsa Microchip FPGA se tšehetsa lihlahisoa tsa sona ka lits'ebeletso tse fapaneng tsa tšehetso, ho kenyeletsoa Ts'ebeletso ea Bareki, Setsi sa Ts'ehetso ea Tekheniki ea Bareki, a websebaka, le liofisi tsa thekiso lefatšeng ka bophara. Bareki ba khothaletsoa ho etela lisebelisoa tsa Marang-rang tsa Microchip pele ba ikopanya le tšehetso kaha ho ka etsahala hore ebe lipotso tsa bona li se li arajoa. Ikopanye le Setsi sa Tšehetso ea Setsebi ka ho website at www.microchip.com/support. Bolela nomoro ea Karolo ea Sesebelisoa sa FPGA, khetha mofuta o nepahetseng oa linyeoe, 'me u hlophise moralo files ha u ntse u theha nyeoe ea tšehetso ea tekheniki. Ikopanye le Tshebeletso ya Bareki bakeng sa tshehetso ya dihlahiswa tseo e seng tsa botekgeniki, jwalo ka ditheko tsa sehlahiswa, dintlafatso tsa sehlahiswa, tlhahisoleseding e ntjhafatsa, boemo ba odara, le tumello.

  • Ho tsoa Amerika Leboea, letsetsa 800.262.1060
  • Ho tsoa lefats'eng lohle, letsetsa 650.318.4460
  • Fax, ho tsoa kae kapa kae lefatšeng, 650.318.8044

Boitsebiso ba Microchip

Matšoao a khoebo
Lebitso la "Microchip" le logo, "M" logo, le mabitso a mang, li-logo, le li-brand ke matshwao a khoebo a ngolisitsoeng le a sa ngolisoang a Microchip Technology Incorporated kapa mekhatlo e amanang le eona le/kapa lithuso tsa United States le/kapa linaheng tse ling ("Microchip). Matshwao a kgwebo”). Tlhahisoleseding e mabapi le Microchip Trademarks e ka fumanoa ho https://www.microchip.com/en-us/about/legal-information/microchip-trademarks.

ISBN: 979-8-3371-0744-8

Tsebiso ea Molao
Khatiso ena le lintlha tse mona li ka sebelisoa feela le lihlahisoa tsa Microchip, ho kenyeletsoa ho rala, ho leka, le ho kopanya lihlahisoa tsa Microchip le kopo ea hau. Tšebeliso ea tlhahisoleseling ena ka tsela efe kapa efe e tlola melaoana ena. Lintlha mabapi le lits'ebetso tsa sesebelisoa li fanoe molemong oa hau feela 'me li ka nkeloa sebaka ke liapdeite. Ke boikarabello ba hau ho netefatsa hore kopo ea hau e kopana le litlhaloso tsa hau. Ikopanye le ofisi ea thekiso ea Microchip ea lehae bakeng sa tšehetso e eketsehileng kapa, fumana tšehetso e eketsehileng ho www.microchip.com/en-us/support/design-help/client-support-services.

TSEBISO ENA E FUMANA KE MICROCHIP "JOALOKAHA E LE". MICROCHIP HA E ETSE LITLHAKISO KAPA LITIISETSO TSA MOFUTA OFE kapa O fe Ebang E BONAHALA KAPA E BONAHALA, E NGOLOA KAPA MOLOMO, MOLAO KAPA HO SE EMONG, E Amanang le LITSEBISO HO kenyeletsoa EMPA E SA FUMANE LE TIISETSO EFE KAPA EFE E FUMANEHLENG LE TLAMELO. BAKENG SA MORERO O KHETHEHILENG, KAPA LITIISETSO TSE AMANG LE MAEMO A OONA, BOLEMO, KAPA KETSAHALO EA OONA.
HA HO LE TSATSAHALO, MICROCHIP E TLA BA MOTHO OA MOLATO BAKENG SA LITABA LIFE, TSE KHETHEHILENG, TSA KOTSI, TSATSAHALO, KAPA TAHLEHELO E LATELANG, TŠENYEHO, LITŠEnyehelo, KAPA LITJEHO TSA MOFUTA OFE O TLANG LE LITSEBISO KAPA TŠEBELETSO EA LONA, LE HO KA ETSAHALA KETSAHALO E ETSANG. TSE KA E KA ETSAHANG KAPA MESEKO E BONAHALA. HO FIHLELA KA HO FETISISA HO DUMELLA KE MOLAO, BOIKARABELO KAOFELA BA MICROCHIP HO LIKELETSO KAOFELA KA TSELA EFE KAPA E MABAPI LE TSEBISO KAPA TŠEBELETSO EA YONA E KE KE E FEELA BOLIMO OA LITEFO, HA E LE TSE LE FELA, TSEO U LI LEFILENG KA THOTLHALA BAKENG SA MICROCHIP.
Tšebeliso ea lisebelisoa tsa Microchip ts'ehetso ea bophelo le/kapa lits'ebetso tsa ts'ireletso e kotsing ea moreki, 'me moreki o lumela ho sireletsa, ho qosa le ho boloka Microchip e se nang kotsi ho tsoa lits'enyehelo tsohle, likopo, lisutu, kapa litšenyehelo tse bakoang ke ts'ebeliso e joalo. Ha ho lilaesense tse fetisoang, ka mokhoa o hlakileng kapa ka tsela e 'ngoe, tlasa litokelo life kapa life tsa thepa ea mahlale a Microchip ntle le ha ho boletsoe ka tsela e ngoe.

Karolo ea Tšireletso ea Khoutu ea Lisebelisoa tsa Microchip

Ela hloko lintlha tse latelang tsa ts'ireletso ea khoutu lihlahisoa tsa Microchip:

  • Lihlahisoa tsa Microchip li kopana le litlhaloso tse fumanehang ho Microchip Data Sheet ea bona.
  • Microchip e lumela hore lihlahisoa tsa eona li sireletsehile ha li sebelisoa ka mokhoa o reriloeng, ka har'a litlhaloso tsa ts'ebetso, le tlas'a maemo a tloaelehileng.
  • E boloka boleng ba Microchip mme ka mabifi e sireletsa litokelo tsa eona tsa thepa ea mahlale. Boiteko ba ho tlola likarolo tsa ts'ireletso ea khoutu ea lihlahisoa tsa Microchip bo thibetsoe ka thata mme bo ka tlola Digital Millennium Copyright Act.
  • Ha ho Microchip kapa moetsi ofe kapa ofe oa semiconductor ea ka netefatsang ts'ireletso ea khoutu ea eona. Tšireletso ea khoutu ha e bolele hore re tiisa hore sehlahisoa "se ke ke sa robeha". Tšireletso ea khoutu e lula e fetoha. Microchip e ikemiselitse ho tsoela pele ho ntlafatsa likarolo tsa ts'ireletso ea khoutu ea lihlahisoa tsa rona.

© 2025 Microchip Technology Inc. le makalana a eona

LBH

  • P: Ke ntlafatsa joang HDMI RX IP core?
    A: IP ea mantlha e ka ntlafatsoa ka software ea Libero SoC kapa ea khoasolloa ka letsoho ho tsoa lethathamong. Ha e se e kentsoe ho Libero SoC software IP Catalog, e ka hlophisoa, ea hlahisoa, 'me ea kenngoa ka har'a SmartDesign bakeng sa ho kenyelletsoa morerong.

Litokomane / Lisebelisoa

MICROCHIP PolarFire FPGA High Definition Multimedia Interface HDMI Receiver [pdf] Bukana ea Mosebelisi
PolarFire FPGA, PolarFire FPGA High Definition Multimedia Interface HDMI Receiver, High Definition Multimedia Interface HDMI Receiver, Multimedia Interface HDMI Receiver, Interface HDMI Receiver, HDMI Receiver.

Litšupiso

Tlohela maikutlo

Aterese ea hau ea lengolo-tsoibila e ke ke ea phatlalatsoa. Libaka tse hlokahalang li tšoailoe *