Microsemi SmartFusion2 FPGA Fabric DDR Mai Kula da Kanfigareshan Jagorar Mai Amfani

Gabatarwa

SmartFusion2 FPGA yana da masu sarrafa DDR guda biyu - ɗaya ana samun dama ta hanyar MSS (MDDR) ɗayan kuma an yi nufin samun dama kai tsaye daga FPGA Fabric (FDDR). MDDR da FDDR duka suna sarrafa abubuwan ƙwaƙwalwar DDR-chip.
Don cikakken daidaita mai sarrafa Fabric DDR dole ne:

1. Yi amfani da Fabric External Memory DDR Controller Configurator don saita DDR Controller, zaɓi hanyar sadarwar bas ɗin sa (AXI ko AHBlite), sannan zaɓi mitar agogon DDR da mitar agogon masana'anta.
2. Saita ƙimar rajista don rajistar mai sarrafa DDR don dacewa da halayen ƙwaƙwalwar DDR na waje.
3. Ƙaddamar da Fabric DDR a matsayin wani ɓangare na aikace-aikacen mai amfani da yin hanyoyin haɗin bayanai.
4. Haɗa ƙirar daidaitawar APB mai sarrafa DDR kamar yadda aka ayyana ta hanyar Maganganun Farko na Peripheral.

Fabric External Memory DDR Controller Configurator

Ana amfani da Configurator na Fabric External Memory DDR (FDDR) don saita hanyar bayanan gabaɗaya da sigogin ƙwaƙwalwar ajiyar DDR na waje don Mai sarrafa Fabric DDR.

Hoto 1-1 • FDDR Configurator Overview

Saitunan ƙwaƙwalwa 

Yi amfani da Saitunan Ƙwaƙwalwa don saita zaɓuɓɓukan ƙwaƙwalwar ajiyar ku a cikin MDDR.

• Nau'in Ƙwaƙwalwa - LPDDR, DDR2, ko DDR3
• Fadin Bayanai - 32-bit, 16-bit ko 8-bit
• Yawan Agogo - Kowane ƙima (Decimal/Fracal) a cikin kewayon 20 MHz zuwa 333 MHz
• SECDED An kunna ECC – KUNNA ko KASHE
• Taswirar adireshin - {ROW, BANK, COLUMN}, {BANK, ROW, COLUMN}

Saitunan Fabric Interface 

FPGA Fabric Interface - Wannan shine hanyar haɗin bayanai tsakanin FDDR da ƙirar FPGA. Domin FDDR mai sarrafa ƙwaƙwalwar ajiya ne, ana nufin ya zama bawa akan bas ɗin AXI ko AHB. Jagoran bas ɗin yana ƙaddamar da mu'amalar bas, waɗanda FDDR ke fassara su azaman ma'amalar ƙwaƙwalwar ajiya kuma ana isar da su zuwa ƙwaƙwalwar ajiya ta kashe-chip DDR. Zaɓuɓɓukan ƙirar masana'anta na FDDR sune:

• Amfani da Interface AXI-64 - Jagora ɗaya yana samun dama ga FDDR ta hanyar 64-bit \ AXI interface.
• Amfani da Single AHB-32 Interface - Jagora ɗaya yana samun damar FDDR ta hanyar haɗin AHB 32-bit guda ɗaya.
• Amfani biyu AHB-32 Interfaces - Masters biyu samun damar FDDR ta amfani da biyu 32-bit AHB musaya.

FPGA CLOCK Rarraba - Yana ƙayyade ƙimar mitar tsakanin agogon DDR Controller (CLK_FDDR) da agogon da ke sarrafa ƙirar masana'anta (CLK_FIC64). Ya kamata mitar CLK_FIC64 ta zama daidai da na tsarin tsarin AHB/AXI wanda ke da alaƙa da haɗin bas na FDDR AHB/AXI. Domin misaliampHar ila yau, idan kuna da DDR RAM mai gudana a 200 MHz kuma Fabric/AXI Subsystem ɗinku yana gudana a 100 MHz, dole ne ku zaɓi mai rarraba 2 (Hoto 1-2).

Hoto 1-2 • Saitunan Fuskar Fabric - AXI Interface da Yarjejeniyar Rarraba Agogon FDDR

Yi amfani da Fabric PLL KULLE - Idan CLK_BASE ya samo asali daga Fabric CCC, zaka iya haɗa kayan CCC LOCK masana'anta zuwa shigar da FDDR FAB_PLL_LOCK. CLK_BASE baya karye har sai Fabric CCC ya kulle. Saboda haka, Microsemi yana ba da shawarar cewa ka riƙe FDDR a sake saiti (watau tabbatar da shigarwar CORE_RESET_N) har sai CLK_BASE ya tabbata. Fitowar LOCK na Fabric CCC yana nuna cewa agogon fitarwa na Fabric CCC sun tabbata. Ta hanyar duba zaɓin Amfani da FAB_PLL_LOCK, zaku iya fallasa tashar shigar da FAB_PLL_LOCK na FDDR. Kuna iya haɗa abubuwan LOCK na Fabric CCC zuwa shigar da FAB_PLL_LOCK na FDDR.

Ƙarfin IO Drive 

Zaɓi ɗayan ƙarfin tuƙi mai zuwa don DDR I/O's:

• Ƙarfin Half Drive
• Cikakken Ƙarfin Tuba

Dangane da nau'in ƙwaƙwalwar DDR ɗin ku da Ƙarfin I/O da kuka zaɓa, Libero SoC yana saita ma'aunin DDR I/O don tsarin FDDR ɗinku kamar haka:

DDR Memory Type	Ƙarfin Half Drive	Cikakken Ƙarfin Tuba
DDR3	SSTL15I	SSTL15II
DDR2	SSTL18I	SSTL18II
LPDDR	LPDRI	LPDRII

Kunna Katsewa 

FDDR yana da ikon tada katsewa lokacin da wasu ƙayyadaddun sharuɗɗa suka cika. Bincika Ƙaddamar da Katsewa a cikin saitin FDDR idan kuna son amfani da waɗannan katsewar a cikin aikace-aikacenku.
Wannan yana fallasa siginar katsewa akan misalin FDDR. Kuna iya haɗa waɗannan sigina na katsewa kamar yadda ƙirar ku ke buƙata. Ana samun alamun Katsewa masu zuwa da sharuɗɗansu:

• FIC_INT - An ƙirƙira lokacin da aka sami kuskure a cikin ma'amala tsakanin Jagora da FDDR
• IO_CAL_INT - Yana ba ku damar sake daidaita DDR I/O ta hanyar rubutawa zuwa rajistar mai sarrafa DDR ta hanyar daidaitawar APB. Lokacin da daidaitawa ya cika, wannan katsewa yana tasowa. Don cikakkun bayanai game da sake gyara I/O, koma zuwa Microsemi SmartFusion2 Jagorar Masu Amfani.
• PLL_LOCK_INT - Yana nuna cewa FDDR FPLL ya kulle
• PLL_LOCKLOST_INT - Yana nuna cewa FDDR FPLL ta rasa makulli
• FDDR_ECC_INT - Yana nuna an gano kuskure ɗaya ko biyu

Mitar Agogon Fabric 

Lissafin mitar agogo dangane da mitar agogon ku na yanzu da mai rarraba CLOCK, wanda aka nuna a MHz.
Mitar Agogon Fabric (a cikin MHz) = Mitar Agogo / Mai Rarraba CLOCK

Bandwidth na Ƙwaƙwalwar Ƙwaƙwalwa 

Lissafin bandwidth na ƙwaƙwalwar ajiya dangane da ƙimar Mitar Agogo na yanzu a cikin Mbps.
Ƙwaƙwalwar ƙira (a cikin Mbps) = 2 * Mitar agogo

Jimlar Bandwidth

Jimlar lissafin bandwidth dangane da Mitar Agogo na yanzu, Faɗin Bayanai da Rarraba CLOCK, a cikin Mbps.
Jimlar Bandwidth (a cikin Mbps) = (2 * Mitar Agogo * Nisa Data) / Mai Rarraba Agogo

Kanfigareshan Mai Kula da FDDR

Lokacin da kake amfani da Fabric DDR Controller don samun damar ƙwaƙwalwar DDR na waje, dole ne a saita Mai sarrafa DDR a lokacin aiki. Ana yin wannan ta hanyar rubuta bayanan daidaitawa zuwa keɓaɓɓen rijistar daidaitawar mai sarrafa DDR. Wannan bayanan daidaitawa ya dogara da halayen ƙwaƙwalwar DDR na waje da aikace-aikacen ku. Wannan sashe yana bayyana yadda ake shigar da waɗannan sigogin daidaitawa a cikin mai daidaitawa na FDDR da kuma yadda ake sarrafa bayanan sanyi a matsayin wani ɓangare na gabaɗayan Maganganun Ƙaddamarwa na Peripheral. Koma zuwa Jagoran Mai Amfani na Farkawa na Wuta don cikakkun bayanai game da Maganin Farkawa Na Wuta.

Fabric DDR Control Rajista 

Mai sarrafa Fabric DDR yana da saitin rajista waɗanda ke buƙatar saita su a lokacin aiki. Ƙimar daidaitawa na waɗannan rijistar suna wakiltar sigogi daban-daban (misaliample, Yanayin DDR, Faɗin PHY, yanayin fashewa, ECC, da sauransu). Don cikakkun bayanai game da rijistar daidaitawar mai sarrafa DDR, koma zuwa Microsemi SmartFusion2 Jagorar Mai amfani.

Kanfigareshan Rajistar Fabric DDR 

Yi amfani da saman ƙwaƙwalwar ajiya (Hoto na 2-1) da lokacin ƙwaƙwalwar ajiya (Hoto na 2-2) don shigar da sigogi waɗanda ke dacewa da ƙwaƙwalwar DDR da aikace-aikacenku. Ana fassara ƙimar da kuka shigar a cikin waɗannan shafuka ta atomatik zuwa ƙimar rijistar da ta dace. Lokacin da ka danna takamaiman ma'auni, ana kwatanta rijistar da ta dace a cikin Tagar Siffanta Rijista (Hoto 1-1 a shafi na 4).

Hoto 2-1 • Kanfigareshan FDDR - Tab ɗin ƙaddamar da ƙwaƙwalwar ajiya

Hoto 2-2 • Kanfigareshan FDDR - Tab ɗin Lokacin Ƙwaƙwalwar Ƙwaƙwalwa

Ana shigo da Kanfigareshan DDR Files

Baya ga shigar da sigogin Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwaƙwalwa na Ƙaddamarwa na Ƙaddamarwa da Ƙaddamarwa na Ƙaddamarwa da Ƙaddamarwa na Ƙaddamarwa da lokaci, za ka iya shigo da ƙimar rajistar DDR daga wani. file. Don yin haka, danna maɓallin Kanfigareshan Shigo kuma kewaya zuwa rubutun file dauke da sunayen rajistar DDR da dabi'u. Hoto na 2-3 yana nuna tsarin daidaitawar shigo da kaya.

Hoto 2-3 • Kanfigareshan Rijistar DDR File Daidaitawa

Lura: Idan ka zaɓi shigo da ƙimar rajista maimakon shigar da su ta amfani da GUI, dole ne ka ƙididdige duk ƙimar rajista masu mahimmanci. Koma zuwa SmartFusion2 Jagorar mai amfani don cikakkun bayanai

Ana fitar da Kanfigareshan DDR Files

Hakanan zaka iya fitarwa bayanan saitin rajista na yanzu cikin rubutu file. Wannan file zai ƙunshi ƙimar rijistar da kuka shigo da (idan akwai) da kuma waɗanda aka lissafta daga sigogin GUI da kuka shigar a cikin wannan akwatin maganganu.
Idan kuna son soke canje-canjen da kuka yi zuwa tsarin rajistar DDR, zaku iya yin haka tare da Mayar da Default. Wannan yana share duk bayanan saitin rajista kuma dole ne ka sake shigo da ko sake shigar da wannan bayanan. An sake saita bayanan zuwa ƙimar sake saitin kayan masarufi.

Ƙirƙirar Bayanai 

Danna Ok don samar da tsari. Dangane da shigarwar ku a cikin Gabaɗaya, Lokacin Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwaƙwalwa na FDDR yana ƙididdige ƙididdiga ga duk rajistar sanyi na DDR kuma yana fitar da waɗannan dabi'u cikin aikin firmware da simulation. files. An fitar dashi file An nuna ma'auni a cikin hoto na 2-4.

Hoto 2-4 • Kanfigareshan Rijistar DDR da Aka Fitarwa File Daidaitawa

Firmware

Lokacin da kuka samar da SmartDesign, mai zuwa files ana haifar da su a cikin /firmware/ drivers_config/sys_config directory. Wadannan files ana buƙatar CMSIS firmware core don tattarawa da kyau kuma ya ƙunshi bayanai game da ƙirar ku na yanzu, gami da bayanan sanyi na gefe da bayanan sanyi na agogo don MSS. Kar a gyara waɗannan files da hannu, kamar yadda ake sake ƙirƙira su a duk lokacin da aka sabunta ƙirar tushen ku.

• sys_config.c
• sys_config.h
• sys_config_mddr_define.h - bayanan sanyi na MDR.
• sys_config_fddr_define.h - FDDR bayanan sanyi.
• sys_config_mss_clocks.h - Tsarin agogon MSS

kwaikwayo

Lokacin da kuka ƙirƙiri SmartDesign mai alaƙa da MSS ɗin ku, simulation mai zuwa files an ƙirƙira su a cikin littafin simulations:

• gwada.bfm - Babban matakin BFM file wanda aka fara aiwatar da shi yayin kowane siminti da ke sarrafa na'urar sarrafa SmartFusion2 MSS Cortex-M3. Yana aiwatar da peripheral_init.bfm da user.bfm, a cikin wannan tsari.
• peripheral_init.bfm - Ya ƙunshi tsarin BFM wanda yayi kama da aikin CMSIS :: SystemInit () da ke gudana akan Cortex-M3 kafin shigar da babbar hanyar (). Yana kwafin bayanan daidaitawa don kowane yanki da aka yi amfani da shi a cikin ƙira zuwa daidaitattun rajistar tsarin saitin sannan kuma yana jira duk abubuwan da ke kewaye su kasance a shirye kafin tabbatar da cewa mai amfani na iya amfani da waɗannan abubuwan.
• FDDR_init.bfm – Ya ƙunshi rubutattun umarni na BFM waɗanda ke yin kwatankwacin rubutawa na bayanan rajista na Fabric DDR da kuka shigar (ta amfani da akwatin maganganu na Editan Rajista) a cikin rajistar Mai Kula da DDR.
• mai amfani.bfm – An yi niyya don umarnin mai amfani. Kuna iya kwaikwayi hanyar bayanan ta ƙara umarnin BFM naku a cikin wannan file. Umarni a cikin wannan file za a kashe bayan peripheral_init.bfm ya kammala.

Amfani da files sama, hanyar daidaitawa ana kwaikwaya ta atomatik. Kuna buƙatar gyara mai amfani kawai.bfm file don kwatanta hanyar data. Kar a gyara test.bfm, peripheral_init.bfm, ko MDR_init.bfm files kamar wadannan files ana sake ƙirƙira duk lokacin da aka sabunta ƙirar tushen ku.

Hanyar Kanfigareshan Fabric DDR 

Maganganun Farkawa na Wuta yana buƙatar cewa, ban da ƙayyadaddun ƙimar rijistar Fabric DDR, kuna saita hanyar bayanan sanyi na APB a cikin MSS (FIC_2). Aikin SystemInit() yana rubuta bayanai zuwa ga rijistar daidaitawar FDDR ta hanyar dubawar FIC_2 APB.

Lura: Idan kana amfani da System Builder an saita hanyar daidaitawa kuma an haɗa ta atomatik.

Hoto 2-5 • FIC_2 Mai Kanfigareta Samaview

Don saita yanayin FIC_2:

1. Bude maganganun daidaitawa na FIC_2 (Hoto 2-5) daga mai daidaita MSS.
2. Zaɓi Ƙaddamar da kayan aiki ta amfani da zaɓi na Cortex-M3.
3. Tabbatar cewa an duba MSS DDR, kamar yadda Fabric DDR/SERDES tubalan idan kana amfani da su.
4. Danna Ok don adana saitunanku. Wannan yana fallasa tashar jiragen ruwa na FIC_2 (Agogo, Sake saiti, da musaya na bas na APB), kamar yadda aka nuna a hoto 2-6.
5. Ƙirƙirar MSS. Tashar jiragen ruwa na FIC_2 (FIC_2_APB_MASTER, FIC_2_APB_M_PCLK da FIC_2_APB_M_RESET_N) yanzu an fallasa su a ma'aunin MSS kuma ana iya haɗa su zuwa CoreSF2Config da CoreSF2Reset kamar yadda keɓaɓɓen bayani na Initialization na Peripheral.

Hoto 2-6 • FIC_2 Mashigai

Bayanin tashar jiragen ruwa

FDDR Core Ports 

Tebur 3-1 • FDDR Core Ports

Sunan tashar jiragen ruwa	Hanyar	Bayani
CORE_RESET_N	IN	Sake saitin Mai Kula da FDDR
CLK_BASE	IN	FDDR Fabric Interface Agogo
FPLL_LOCK	FITA	FDDR PLL Lock fitarwa - babba lokacin da FDDR PLL ke kulle
CLK_BASE_PLL_LOCK	IN	Shigar da Makullin Fabric PLL. Ana fallasa wannan shigarwar kawai lokacin da aka zaɓi zaɓin Amfani da FAB_PLL_LOCK.

Katse Tashoshi

Ana fallasa wannan rukunin tashoshin jiragen ruwa lokacin da kuka zaɓi zaɓin Enable Interrupts.

Tebur 3-2 • Katse Tashoshi

Sunan tashar jiragen ruwa	Hanyar	Bayani
PLL_LOCK_INT	FITA	Yana faɗi lokacin da FDDR PLL ke kulle.
PLL_LOCKLOST_INT	FITA	Yana faɗi lokacin da aka rasa kulle FDDR PLL.
ECC_INT	FITA	Yana faɗin lokacin da abin ECC ya faru.
IO_CALIB_INT	FITA	Yana faɗin lokacin da I/O ɗin ya cika.
FIC_INT	FITA	Yana faɗi lokacin da aka sami kuskure a cikin ka'idar AHB/AXI akan Fabric interface.

APB3 Kanfigareshan Interface 

Table 3-3 • APB3 Kanfigareshan Interface

Sunan tashar jiragen ruwa	Hanyar	Bayani
APB_S_PENABLE	IN	Kunna Bawa
APB_S_PSEL	IN	Zabi Bawa
APB_S_PWRITE	IN	Rubuta Kunna
APB_S_PADDR[10:2]	IN	Adireshi
APB_S_PWDATA[15:0]	IN	Rubuta Bayanai
APB_S_PRAADY	FITA	Bawa Ready
APB_S_PSLVER	FITA	Kuskuren Bawa
APB_S_PRDATA[15:0]	FITA	Karanta Bayanai
APB_S_PRESET_N	IN	Sake saitin Bayi
APB_S_PCLK	IN	Agogo

DDR PHY Interface 

Table 3-4 • DDR PHY Interface 

Sunan tashar jiragen ruwa	Hanyar	Bayani
FDDR_CAS_N	FITA	DRAM CASN
FDDR_CKE	FITA	DRAM CKE
FDDR_CLK	FITA	Agogo, P gefe
FDDR_CLK_N	FITA	Agogo, N gefe
FDDR_CS_N	FITA	DRAM CSN
FDDR_ODT	FITA	Farashin ODT
FDDR_RAS_N	FITA	Farashin RASN
FDDR_RESET_N	FITA	Sake saitin DRAM don DDR3
FDDR_WE_N	FITA	DRAM WEN
FDDR_ADDR[15:0]	FITA	Dram Address ragowa
FDDR_BA[2:0]	FITA	Adireshin Banki Dram
FDDR_DM_RDQS[4:0]	CIKI	Dram Data Mask
FDDR_DQS[4:0]	CIKI	Dram Data Strobe Input/Fitarwa - P Side
FDDR_DQS_N[4:0]	CIKI	Dram Data Strobe Input/Fitarwa - N Gefe
FDDR_DQ[35:0]	CIKI	Shigar da Bayanan DRAM / Fitarwa
FDDR_FIFO_WE_IN[2:0]	IN	FIFO a cikin sigina
FDDR_FIFO_WE_OUT[2:0]	FITA	FIFO fita siginar
FDDR_DM_RDQS ([3:0]/[1:0]/[0])	CIKI	Dram Data Mask
FDDR_DQS ([3:0]/[1:0]/[0])	CIKI	Dram Data Strobe Input/Fitarwa - P Side
FDDR_DQS_N ([3:0]/[1:0]/[0])	CIKI	Dram Data Strobe Input/Fitarwa - N Gefe
FDDR_DQ ([31:0]/[15:0]/[7:0])	CIKI	Shigar da Bayanan DRAM / Fitarwa
FDDR_DQS_TMATCH_0_IN	IN	FIFO a cikin sigina
FDDR_DQS_TMATCH_0_OUT	FITA	FIFO fita siginar
FDDR_DQS_TMATCH_1_IN	IN	FIFO a sigina (32-bit kawai)
FDDR_DQS_TMATCH_1_OUT	FITA	Fitar siginar FIFO (32-bit kawai)
FDDR_DM_RDQS_ECC	CIKI	Dram ECC Data Mask
FDDR_DQS_ECC	CIKI	Dram ECC Data Strobe Input/Fitarwa - P Side
FDDR_DQS_ECC_N	CIKI	Dram ECC Data Strobe Input/Fitarwa - N Gefe
FDDR_DQ_ECC ([3:0]/[1:0]/[0])	CIKI	DRAM ECC Data Input/Fitarwa
FDDR_DQS_TMATCH_ECC_IN	IN	ECC FIFO a cikin sigina
FDDR_DQS_TMATCH_ECC_OUT	FITA	ECC FIFO siginar fita (32-bit kawai)

Lura: Faɗin tashar jiragen ruwa na wasu tashoshin jiragen ruwa suna canzawa dangane da zaɓin faɗin PHY. Ana amfani da bayanin “[a:0]/ [b:0]/[c:0]” don nuna irin waɗannan tashoshin jiragen ruwa, inda “[a:0]” ke nufin faɗin tashar idan aka zaɓi faɗin 32-bit PHY , "[b:0]" yayi daidai da fadin PHY-bit 16, kuma "[c:0]" yayi daidai da fadin PHY-bit 8.

AXI Bus Interface 

Tebur 3-5 • AXI Motar Bus

Sunan tashar jiragen ruwa	Hanyar	Bayani
AXI_S_AURE	FITA	Rubuta adireshin shirye
AXI_S_WREADY	FITA	Rubuta adireshin shirye
AXI_S_BID[3:0]	FITA	ID na amsawa
AXI_S_BRESP[1:0]	FITA	Rubuta amsa
AXI_S_BVALID	FITA	Rubuta amsa mai inganci
AXI_S_ARREADY	FITA	Karanta adireshin shirye
AXI_S_RID[3:0]	FITA	Karanta ID Tag
AXI_S_RRESP[1:0]	FITA	Karanta Amsa
AXI_S_RDATA[63:0]	FITA	Karanta bayanai
AXI_S_RLAST	FITA	Karanta Karshe - Wannan siginar tana nuna canja wuri na ƙarshe a fashewar karantawa.
AXI_S_RVALID	FITA	Adireshin karanta yana aiki
AXI_S_AWID[3:0]	IN	Rubuta ID address
AXI_S_AWADDR[31:0]	IN	Rubuta adireshin
AXI_S_AWLEN[3:0]	IN	Tsawon fashe
AXI_S_AWSIZE[1:0]	IN	Girman fashewa
AXI_S_AWBURST[1:0]	IN	Nau'in fashewa
AXI_S_AWLOCK[1:0]	IN	Nau'in Kulle - Wannan siginar yana ba da ƙarin bayani game da halayen atomic na canja wuri.
AXI_S_AWVALID	IN	Rubuta adireshin inganci
AXI_S_WID[3:0]	IN	Rubuta ID ID tag
AXI_S_WDATA[63:0]	IN	Rubuta bayanai
AXI_S_WSTRB[7:0]	IN	Rubuta strobes
AXI_S_WLAST	IN	Rubuta karshe
AXI_S_WVALID	IN	Rubuta inganci
AXI_S_BURA	IN	Rubuta shirye
AXI_S_ARID[3:0]	IN	Karanta ID address
AXI_S_ARADDR[31:0]	IN	Karanta adireshin
AXI_S_ARLEN[3:0]	IN	Tsawon fashe
AXI_S_ARSIZE[1:0]	IN	Girman fashewa
AXI_S_ARBURST[1:0]	IN	Nau'in fashewa
AXI_S_ARLOCK[1:0]	IN	Nau'in Kulle
AXI_S_ARVALID	IN	Adireshin karanta yana aiki
AXI_S_READY	IN	Karanta adireshin shirye
Sunan tashar jiragen ruwa	Hanyar	Bayani
AXI_S_CORE_RESET_N	IN	Sake saitin Duniya na MDD
AXI_S_RMW	IN	Yana nuna ko duk bytes na layin 64-bit suna aiki don duk bugun canja wurin AXI. Yana nuna cewa duk bytes a cikin duk bugun suna aiki a cikin fashe kuma ya kamata mai sarrafawa ya kasa rubuta umarni. Yana nuna cewa wasu bytes ba su da inganci kuma ya kamata mai sarrafawa ya saba zuwa umarnin RMW. An ƙirƙira wannan azaman siginar rubutun tashar adireshin AXI kuma yana aiki tare da siginar AWVALID. Ana amfani da shi kawai lokacin da aka kunna ECC.

AHB0 Bus Interface 

Tebur 3-6 • AHB0 Motar Bus 

Sunan tashar jiragen ruwa	Hanyar	Bayani
AHB0_S_HREADYOUT	FITA	AHBL bawan yana shirye - Lokacin da babba don rubuta ya nuna bawan yana shirye ya karɓi bayanai kuma lokacin da babba don karantawa yana nuna cewa bayanan yana da inganci.
AHB0_S_HRESP	FITA	Matsayin amsa AHBL - Lokacin da aka yi girma a ƙarshen ma'amala yana nuna cewa ma'amala ta ƙare tare da kurakurai. Lokacin da aka yi ƙasa da ƙasa a ƙarshen ciniki yana nuna cewa cinikin ya ƙare cikin nasara.
AHB0_S_HRDATA[31:0]	FITA	AHBL karanta bayanai - Karanta bayanai daga bawa ga maigidan
AHB0_S_HSEL	IN	AHBL bawan zaɓi - Lokacin da aka tabbatar, bawan shine bawa AHBL da aka zaɓa a halin yanzu akan bas ɗin AHB.
AHB0_S_HADDR[31:0]	IN	adireshin AHBL - adireshin byte akan mahallin AHBL
AHB0_S_HBURST[2:0]	IN	Tsawon Fashe AHBL
AHB0_S_HSIZE[1:0]	IN	Girman canja wurin AHBL - Yana nuna girman girman canja wuri na yanzu (8/16/32 ma'amalolin byte kawai)
AHB0_S_HTRANS[1:0]	IN	Nau'in canja wurin AHBL - Yana nuna nau'in canja wuri na ma'amala na yanzu.
AHB0_S_HMASTLOCK	IN	Kulle AHBL - Lokacin da aka tabbatar canja wurin na yanzu wani ɓangare ne na ma'amala da aka kulle.
AHB0_S_HWRITE	IN	AHBL rubuta - Lokacin da babban ya nuna cewa ma'amala na yanzu rubutu ne. Lokacin ƙananan yana nuna cewa ma'amala na yanzu ana karantawa.
AHB0_S_HREADY	IN	AHBL shirye - Lokacin da girma, yana nuna cewa bawa ya shirya don karɓar sabon ma'amala.
AHB0_S_HWDATA[31:0]	IN	AHBL rubuta bayanai - Rubuta bayanai daga maigidan zuwa bawa

AHB1 Bus Interface 

Tebur 3-7 • AHB1 Motar Bus

Sunan tashar jiragen ruwa	Hanyar	Bayani
AHB1_S_HREADYOUT	FITA	AHBL bawan yana shirye - Lokacin da babba don rubutawa, yana nuna bawan yana shirye don karɓar bayanai, kuma lokacin da girma don karantawa, yana nuna cewa bayanan yana da inganci.
AHB1_S_HRESP	FITA	Matsayin amsa AHBL - Lokacin da aka yi girma a ƙarshen ma'amala yana nuna cewa ma'amala ta ƙare tare da kurakurai. Lokacin da aka yi ƙasa da ƙasa a ƙarshen ciniki, yana nuna cewa cinikin ya kammala cikin nasara.
AHB1_S_HRDATA[31:0]	FITA	AHBL karanta bayanai - Karanta bayanai daga bawa ga maigidan
AHB1_S_HSEL	IN	AHBL bawan zaɓi - Lokacin da aka tabbatar, bawan shine bawa AHBL da aka zaɓa a halin yanzu akan bas ɗin AHB.
AHB1_S_HADDR[31:0]	IN	adireshin AHBL - adireshin byte akan mahallin AHBL
AHB1_S_HBURST[2:0]	IN	Tsawon Fashe AHBL
AHB1_S_HSIZE[1:0]	IN	Girman canja wurin AHBL - Yana nuna girman girman canja wuri na yanzu (8/16/32 ma'amalolin byte kawai).
AHB1_S_HTRANS[1:0]	IN	Nau'in canja wurin AHBL - Yana nuna nau'in canja wuri na ma'amala na yanzu.
AHB1_S_HMASTLOCK	IN	Kulle AHBL - Lokacin da aka tabbatar, canja wuri na yanzu wani ɓangare ne na ma'amala da aka kulle.
AHB1_S_HWRITE	IN	AHBL rubuta - Lokacin da girma, yana nuna cewa ma'amala na yanzu shine rubutu. Lokacin da ƙasa, yana nuna cewa ma'amala ta yanzu ana karantawa.
AHB1_S_HREADY	IN	AHBL shirye - Lokacin da girma, yana nuna cewa bawa ya shirya don karɓar sabon ma'amala.
AHB1_S_HWDATA[31:0]	IN	AHBL rubuta bayanai - Rubuta bayanai daga maigidan zuwa bawa

Tallafin samfur

Microsemi SoC Products Group yana goyan bayan samfuran sa tare da sabis na tallafi daban-daban, gami da Sabis na Abokin Ciniki, Cibiyar Tallafin Fasaha ta Abokin Ciniki, a website, lantarki mail, da kuma duniya tallace-tallace ofisoshin. Wannan karin bayani ya ƙunshi bayani game da tuntuɓar Rukunin Samfuran Microsemi SoC da amfani da waɗannan sabis ɗin tallafi.

Sabis na Abokin Ciniki 

Tuntuɓi Sabis na Abokin Ciniki don tallafin samfur mara fasaha, kamar farashin samfur, haɓaka samfur, sabunta bayanai, matsayin tsari, da izini.
Daga Arewacin Amirka, kira 800.262.1060
Daga sauran duniya, kira 650.318.4460
Fax, daga ko'ina cikin duniya, 408.643.6913

Cibiyar Taimakon Fasaha ta Abokin Ciniki 

Ƙungiyar Samfuran SoC ta Microsemi tana aiki da Cibiyar Taimakon Fasaha ta Abokin Ciniki tare da ƙwararrun injiniyoyi waɗanda zasu iya taimakawa amsa kayan aikinku, software, da ƙira game da samfuran Microsemi SoC. Cibiyar Tallafawa Fasaha ta Abokin Ciniki tana ciyar da lokaci mai yawa don ƙirƙirar bayanin kula, amsoshi ga tambayoyin sake zagayowar ƙira, takaddun abubuwan da aka sani, da FAQ daban-daban. Don haka, kafin ku tuntube mu, da fatan za a ziyarci albarkatun mu na kan layi. Da alama mun riga mun amsa tambayoyinku.

Goyon bayan sana'a 

Ziyarci Tallafin Abokin Ciniki webshafin (www.microsemi.com/soc/support/search/default.aspx) don ƙarin bayani da tallafi. Akwai amsoshi da yawa akan abin da ake nema web albarkatun sun haɗa da zane-zane, zane-zane, da hanyoyin haɗin kai zuwa wasu albarkatu akan abubuwan website.

Website

Kuna iya bincika bayanai na fasaha iri-iri da marasa fasaha akan shafin gida na SoC, a www.microsemi.com/soc.

Tuntuɓar Cibiyar Tallafin Fasaha ta Abokin Ciniki 

ƙwararrun injiniyoyi suna aiki da Cibiyar Tallafawa Fasaha. Ana iya tuntuɓar Cibiyar Taimakon Fasaha ta imel ko ta Microsemi SoC Products Group website.

Imel

Kuna iya sadar da tambayoyin ku na fasaha zuwa adireshin imel ɗinmu kuma ku karɓi amsoshi ta imel, fax, ko waya. Hakanan, idan kuna da matsalolin ƙira, zaku iya imel ɗin ƙirar ku files don karɓar taimako. Muna saka idanu akan asusun imel a ko'ina cikin yini. Lokacin aika buƙatun ku zuwa gare mu, da fatan a tabbatar kun haɗa da cikakken sunan ku, sunan kamfani, da bayanan tuntuɓarku don ingantaccen sarrafa buƙatarku. Adireshin imel ɗin tallafin fasaha shine soc_tech@microsemi.com.

Al'amurana 

Abokan ciniki na Rukunin Samfuran SoC na Microsemi na iya ƙaddamar da bin diddigin shari'o'in fasaha akan layi ta zuwa Case na

Wajen Amurka 

Abokan ciniki masu buƙatar taimako a wajen yankunan lokacin Amurka na iya tuntuɓar tallafin fasaha ta imel (soc_tech@microsemi.com) ko tuntuɓi ofishin tallace-tallace na gida. Ana iya samun jerin sunayen ofisoshin tallace-tallace a www.microsemi.com/soc/company/contact/default.aspx.

Tallafin Fasaha na ITAR

Don goyan bayan fasaha akan RH da RT FPGAs waɗanda aka tsara ta hanyar Traffic in Arms Regulations (ITAR), tuntuɓe mu ta hanyar soc_tech_itar@microsemi.com. A madadin, a cikin Harkoki Na, zaɓi Ee a cikin jerin zaɓuka na ITAR. Don cikakken jerin FPGAs Microsemi da ke sarrafa ITAR, ziyarci ITAR web shafi.

Kamfanin Microsemi (NASDAQ: MSCC) yana ba da cikakkiyar fayil na mafita na semiconductor don: sararin samaniya, tsaro da tsaro; kasuwanci da sadarwa; da kuma kasuwannin masana'antu da madadin makamashi. Samfuran sun haɗa da babban aiki, babban abin dogaro analog da na'urorin RF, gauraye sigina da haɗaɗɗun da'irori na RF, SoCs da za'a iya gyarawa, FPGAs, da cikakkun tsarin ƙasa. Microsemi yana da hedikwata a Aliso Viejo, Calif. Ƙara koyo a www.microsemi.com.

© 2014 Microsemi Corporation. An kiyaye duk haƙƙoƙi. Microsemi da tambarin Microsemi alamun kasuwanci ne na Kamfanin Microsemi. Duk sauran alamun kasuwanci da alamun sabis mallakin masu su ne.

Babban Ofishin Kamfanin Microsemi
Kasuwanci ɗaya, Aliso Viejo CA 92656 Amurka
A cikin Amurka: +1 949-380-6100
Siyarwa: +1 949-380-6136
Fax: +1 949-215-4996

Takardu / Albarkatu

Microsemi SmartFusion2 FPGA Fabric DDR Kanfigareshan [pdf] Jagorar mai amfani SmartFusion2 FPGA Fabric DDR Kanfigareshan, SmartFusion2, FPGA Fabric DDR Kanfigareshan, Kanfigareshan Mai sarrafawa

Magana

• Manual mai amfani