intel logoFronthaul mkpakọ FPGA IP
Ntuziaka onye ọrụintel Fronthaul mkpakọ FPGA IP

Fronthaul mkpakọ FPGA IP

Fronthaul mkpakọ Intel® FPGA IP ntuziaka onye ọrụ
Emelitere maka Intel® Quartus® Prime
Ime ụlọ: 21.4 IP
Ụdị: 1.0.1

Banyere Fronthaul Compression Intel® FPGA IP

The Fronthaul mkpakọ IP mejupụtara mkpakọ na decompression maka U-ụgbọ elu IQ data. Igwe mkpakọ ahụ na-agbakọ µ-iwu ma ọ bụ gbochie mkpakọ na-ese n'elu mmiri dabere na nkụnye mkpakọ data onye ọrụ (udCompHdr). IP a na-eji Avalon streaming interface maka IQ data, conduit signals, na maka metadata na sideband akara, na Avalon ebe nchekwa-mapped interface maka njikwa na ndekọ ọkwa (CSRs).
Maapụ IP ahụ abịakọrọ IQs yana oke mkpakọ data onye ọrụ (udCompParam) dị ka n'ụdị usoro ịkwụ ụgwọ nke ngalaba akọwapụtara na nkọwapụta O-RAN O-RAN Fronthaul Control, User and Synchronization Plane Version 3.0 Eprel 2020 (O-RAN-WG4.CUS) .0-v03.00). Avalon streaming sink na isi iyi interface data obosara bụ 128-bits maka ngwa ngwa yana 64 bit maka njem njem iji kwado oke compressoin nke 2:1.
Ozi metụtara
O-RAN websaịtị
1.1. Ihe njiri mara Fronthaul Intel® FPGA IP

  • -iwu na mgbochi mkpakọ na-ese n'elu mmiri na decompression
  • Ogologo IQ 8-bit ruo 16-bit
  • Nhazi kwụ ọtọ na ike siri ike nke usoro U-plane IQ yana nkụnye eji isi mee
  • Ngwungwu Multisections (ma ọ bụrụ na O-RAN kwadoro)

1.2. Fronthaul mkpakọ Intel® FPGA IP Nkwado Ezinụlọ ngwaọrụ
Intel na-enye ọkwa nkwado ngwaọrụ ndị a maka Intel FPGA IP:

  • Nkwado n'ihu - IP dị maka ịme anwansị na mkpokọta maka ezinụlọ ngwaọrụ a. FPGA mmemme file (.pof) nkwado adịghị maka Quartus Prime Pro Stratix 10 Edition Beta software na n'ihi na ụdị oge mmechi IP enweghị ike ịkwenye. Ụdị oge na-agụnye atụmatụ injinịa mbụ nke igbu oge dabere na ozi nhazi nhazi mmalite. Ụdị oge a ga-agbanwe ka nnwale silicon na-eme ka mmekọrịta dị n'etiti silicon na ụdị oge. Ị nwere ike iji isi IP a maka nhazi usoro na ihe ọmụmụ ihe eji eme ihe, ịme anwansị, pinout, nyocha usoro latency, nyocha oge nke oge (mmefu ego nke pipeline), na atụmatụ mbufe I/O (obosara-ụzọ data, omimi gbawara agbawa, ụkpụrụ I / O ahiaoffs). ).
  • Nkwado mbido –Intel na-eji ụdị oge izizi maka ezinaụlọ ngwaọrụ a na-enyocha isi IP. Isi IP na-emezu ihe niile achọrọ arụ ọrụ, mana ọ ka nwere ike na-enyocha oge maka ezinụlọ ngwaọrụ. Ị nwere ike iji ya mee ihe na mmepụta ihe na-akpachapụ anya.
  • Nkwado ikpeazụ-Intel na-akwado IP na ụdị oge ikpeazụ maka ezinụlọ ngwaọrụ a. IP na-emezu ihe niile achọrọ arụ ọrụ yana oge maka ezinụlọ ngwaọrụ. Ị nwere ike iji ya na mmepụta ihe.

Isiokwu 1. Fronthaul mkpakọ IP ngwaọrụ nkwado ezinụlọ

Ezinụlọ ngwaọrụ Nkwado
Intel® Agilex™ (E-tile) Nke mbido
Intel Agilex (F-tile) Ọganihu
Intel Arria® 10 Ikpeazụ
Intel Stratix® 10 (naanị ngwaọrụ H- na E-tile) Ikpeazụ
Ezinụlọ ngwaọrụ ndị ọzọ Enweghị nkwado

Tebụl 2. Ọsọ ọsọ nke ngwaọrụ akwadoro

Ezinụlọ ngwaọrụ Ọsọ Ọsọ FPGA
Intel Agilex 3
Intel Aria 10 2
Intel Stratix 10 2

1.3. Ozi mwepụta maka Fronthaul Compression Intel FPGA IP
Ụdị Intel FPGA IP dabara na ụdị ngwanrọ Intel Quartus® Prime Design Suite ruo mgbe v19.1. Malite na ụdị sọftụwia Intel Quartus Prime Design Suite 19.2, Intel FPGA IP nwere atụmatụ mbipụta ọhụrụ.
Nọmba Intel FPGA IP ụdị (XYZ) nwere ike ịgbanwe na ụdị sọftụwia Intel Quartus Prime ọ bụla. Mgbanwe na:

  • X na-egosi ntughari isi nke IP. Ọ bụrụ na imelite ngwa ngwa Intel Quartus Prime, ị ga-emerịrị IP.
  • Y na-egosi na IP gụnyere atụmatụ ọhụrụ. Megharịa IP gị ka ịtinye atụmatụ ọhụrụ ndị a.
  • Z na-egosi na IP gụnyere obere mgbanwe. Megharịa IP gị ka ịtinye mgbanwe ndị a.

Isiokwu 3. Fronthaul mkpakọ IP ozi mwepụta

Ihe Nkọwa
Ụdị 1.0.1
Ụbọchị mwepụta Febụwarị 2022
Koodu ịtụ IP-FH-COMP

1.4. Arụmọrụ mkpakọ Fronthaul na ojiji akụrụngwa
Akụrụngwa nke IP na-elekwasị anya ngwaọrụ Intel Agilex, ngwaọrụ Intel Arria 10, na ngwaọrụ Intel Stratix 10.
Tebụl 4. Arụmọrụ mkpakọ Fronthaul na ojiji akụrụngwa
Ndenye niile bụ maka mkpakọ na ndakpọ data ntụziaka IP

Ngwaọrụ IP Ndị ALM Ndekọ mgbagha M20K
  Isi Secondary
Intel Agilex Ebe mgbochi na-ese n'elu mmiri 14,969 25,689 6,093 0
µ-iwu 22,704 39,078 7,896 0
Ihe mgbochi na-ese n'elu mmiri na µ-iwu 23,739 41,447 8,722 0
Ebe ngọngọ na-ese n'elu mmiri, µ-iwu na obosara IQ gbatịrị agbatị 23,928 41,438 8,633 0
Intel Aria 10 Ebe mgbochi na-ese n'elu mmiri 12,403 16,156 5,228 0
µ-iwu 18,606 23,617 5,886 0
Ihe mgbochi na-ese n'elu mmiri na µ-iwu 19,538 24,650 6,140 0
Ebe ngọngọ na-ese n'elu mmiri, µ-iwu na obosara IQ gbatịrị agbatị 19,675 24,668 6,141 0
Intel Stratix 10 Ebe mgbochi na-ese n'elu mmiri 16,852 30,548 7,265 0
µ-iwu 24,528 44,325 8,080 0
Ihe mgbochi na-ese n'elu mmiri na µ-iwu 25,690 47,357 8,858 0
Ebe ngọngọ na-ese n'elu mmiri, µ-iwu na obosara IQ gbatịrị agbatị 25,897 47,289 8,559 0

Malite na Fronthaul Compression Intel FPGA IP

Na-akọwa nwụnye, parameterizing, simulating, na ibido Fronthaul Compression IP.
2.1. Inweta, Ịwụnye, na inye ikike nke Fronthaul mkpakọ IP
The Fronthaul Compression IP bụ agbatịkwu Intel FPGA IP nke anaghị etinye ya na ntọhapụ Intel Quartus Prime.

  1. Mepụta akaụntụ Intel m ma ọ bụrụ na ịnweghị otu.
  2. Banye ka ịnweta ebe ikike inye ọrụ onwe (SSLC).
  3. Zụrụ Fronthaul mkpakọ IP.
  4. Na ibe SSLC, pịa Gbaa ọsọ maka IP. SSLC na-enye igbe nwụnye iji duzie ntinye nke IP gị.
  5. Wụnye n'otu ebe dị ka nchekwa Intel Quartus Prime.

Isiokwu 5. Fronthaul mkpakọ nwụnye ebe

Ebe Ngwa ngwa Platform
:\intelFPGA_pro\quartus\ip \ altera_cloud Intel Quartus Prime Pro Edition Windows*
:/intelFPGA_pro// quartus/ip/altera_cloud Intel Quartus Prime Pro Edition Linux *

Ọgụgụ 1. Fronthaul mkpakọ IP nwụnye ndekọ Structure Intel Quartus Prime ndekọ ndekọ

Intel Fronthaul Compression FPGA IP fig 7
The Fronthaul Compression Intel FPGA IP ugbu a na-apụta na katalọgụ IP.
Ozi metụtara

  • Intel FPGA websaịtị
  • Ụlọ ọrụ ikikere ọrụ onwe (SSLC)

2.2. Nhazi nke Fronthaul mkpakọ IP
Hazie mgbanwe IP gị ngwa ngwa na IP Parameter Editor.

  1. Mepụta ọrụ Intel Quartus Prime Pro Edition nke ị ga-eji jikọta isi IP gị.
    a. Na Intel Quartus Prime Pro Edition, pịa File Ọkachamara Project ọhụrụ iji mepụta ọrụ Intel Quartus Prime ọhụrụ, ma ọ bụ File Mepee Project ka imepe ọrụ Quartus Prime dị. Ọkachamara na-akpali gị ezipụta ngwaọrụ.
    b. Kọwaa ezinụlọ ngwaọrụ nke na-emezu ọkwa ọkwa ọsọ maka IP.
    c. Pịa N'ikpeazụ.
  2. Na katalọgụ IP, họrọ Fronthaul Compression Intel FPGA IP. Window mgbanwe IP ọhụrụ na-egosi.
  3. Ezipụta aha ọkwa dị elu maka ụdị IP ọhụrụ gị. Onye ndezi paramita na-echekwa ntọala IP dị iche na a file aha ya .ip.
  4. Pịa OK. Ihe ndezi paramita na-egosi.
    Intel Fronthaul Compression FPGA IP fig 6Ọgụgụ 2. Fronthaul Compression IP Parameter Editor
  5. Ezipụta paramita maka mgbanwe IP gị. Rụtụ aka na Parameters maka ozi gbasara paramita IP akọwapụtara.
  6. Pịa imewe Example tab na ezipụta paramita maka gị imewe example.
    Intel Fronthaul Compression FPGA IP fig 5Ọgụgụ 3. Imepụta Example Parameter Editor
  7. Pịa n'ịwa HDL. Igbe okwu ọgbọ na-egosi.
  8. Ezipụta mmepụta file ọgbọ nhọrọ, wee pịa n'ịwa. IP dị iche iche files n'ịwa dị ka gị nkọwa.
  9. Pịa N'ikpeazụ. Onye ndezi paramita na-agbakwụnye .ip file na oru ngo nke ugbu a na-akpaghị aka. Ọ bụrụ na a kpaliri gị iji aka tinye .ip file na oru ngo, pịa Project Tinye/Wepụ Files na Project ịgbakwunye ihe file.
  10. Mgbe imepụtachara na imelite ụdịdị IP gị ozugbo, rụọ ọrụ ntụtụ kwesịrị ekwesị iji jikọọ ọdụ ụgbọ mmiri wee tọọ paramita RTL ọ bụla kwesịrị ekwesị.

2.2.1. Paramita IP nke Fronthaul mkpakọ
Isiokwu 6. Fronthaul mkpakọ IP Parameters

Aha Uru bara uru

Nkọwa

Ntuziaka data TX na RX, TX naanị, RX naanị Họrọ TX maka mkpakọ; RX maka ịda mbà n'obi.
Usoro mkpakọ BFP, mu-Law, ma ọ bụ BFP na mu-Law Họrọ ngọngọ-ese n'elu mmiri, µ-iwu, ma ọ bụ ha abụọ.
Obosara metadata 0 ( Gbanyụọ ọdụ ụgbọ mmiri metadata), 32, 64, 96, 128 (bit) Ezipụta obosara obosara nke ụgbọ ala metadata (data enweghị mgbakwụnye).
Kwado obosara IQ agbatiri Gbanye ma ọ bụ gbanyụọ Gbanye maka IqWidth nke 8-bit ruo 16-bit akwadoro.
Gbanyụọ maka IqWidth nke 9, 12, 14 na 16-bits akwadoro.
O-RAN kwadoro Gbanye ma ọ bụ gbanyụọ Gbanwuo ka iso ORAN IP maapụ maka ọdụ ụgbọ mmiri metadata wee kwupụta akara ngosi metadata bara uru maka isi ngalaba ọ bụla. IP na-akwado naanị metadata obosara 128-bit. IP na-akwado otu ngalaba na ọtụtụ ngalaba kwa ngwugwu. Metadata dị irè na ngalaba ọ bụla nwere nkwuputa nkwuputa metadata bara uru.
Gbanyụọ ka IP jiri metadata dị ka ihe nrịbama ụzọ ngafe na-enweghị mkpa eserese (dịka ọmụmaatụ: U-plane numPrb bụ 0). IP na-akwado obosara metadata nke 0 (gbanyụọ ọdụ ụgbọ mmiri metadata), 32, 64, 96, 128 bits. IP na-akwado otu ngalaba kwa ngwugwu. Metadata dị irè naanị otu ugboro na nkwuputa metadata bara uru maka ngwugwu ọ bụla.

2.3. Emepụtara IP File Nhazi
Akụrụngwa Intel Quartus Prime Pro na-ewepụta mmepụta isi IP ndị a file nhazi.
Isiokwu 7. Emepụtara IP Files

File Aha

Nkọwa

<gị_ip> .ip Sistemụ Onye nrụpụta Platform ma ọ bụ mgbanwe IP dị elu file.gị_ip> bụ aha ị na-enye IP gị iche.
<gị_ip> .cmp Nkwupụta akụkụ VHDL (.cmp) file bụ ederede file nke nwere nkọwa mpaghara yana nkọwa ọdụ ụgbọ mmiri ị nwere ike iji na imewe VHDL files.
<gị_ip> .html Akụkọ nwere ozi njikọ, map ebe nchekwa na-egosi adres ohu nke ọ bụla gbasara nna ukwu ọ bụla e jikọtara ya na ya, na ihe omume ndị e kenyere ya.
<gị_ip>_generation.rpt log ọgbọ IP ma ọ bụ Platform Designer file. Nchịkọta nke ozi n'oge ọgbọ IP.
<gị_ip> .qgsimc Na-edepụta parampat ịme anwansị iji kwado mmeghari ohuru.
<gị_ip>.qgsynthc Na-edepụta paramita njikọ iji kwado mmekwalite ọhụrụ.
<gị_ip> .qip Nwere ozi niile achọrọ gbasara akụrụngwa IP iji jikọta yana chịkọta mpaghara IP na sọftụwia Intel Quartus Prime.
<gị_ip> .sopcinfo Na-akọwa njikọ dị na mpaghara IP dị n'ime sistemụ Onye nrụpụta Platform gị. Ị nwere ike ịtụgharị ọdịnaya ya ka ị nweta ihe achọrọ mgbe ịmepụtara ndị ọkwọ ụgbọala software maka ihe IP.
Ngwa ndị dị n'okpuru ala dịka ụdọ ngwá ọrụ Nios® II na-eji nke a file. The .sopcinfo file na usoro.h file emebere maka yinye ngwa Nios II gụnyere ozi maapụ adreesị maka ohu ọ bụla onye ikwu nke nna ukwu ọ bụla na-abanye na ohu ahụ. Ndị nna ukwu dị iche iche nwere ike ịnwe map adreesị dị iche iji nweta otu akụkụ ohu.
<gị_ip> csv Nwere ozi gbasara ọkwa nkwalite nke akụrụngwa IP.
<gị_ip> .bsf Akara Mgbochi File (.bsf) nnochite anya IP dị iche iche maka ojiji na Intel Quartus Prime Block Eserese Files (.bdf).
<gị_ip> .spd Ntinye achọrọ file maka ip-make-simscript iji wepụta script simulation maka simulators akwadoro. Ihe .spd file nwere ndepụta nke files emepụtara maka ịme anwansị, yana ozi gbasara ncheta ị nwere ike ibido.
<gị_ip> .ppf Onye nhazi Pin File (.ppf) na-echekwa ọdụ ụgbọ mmiri na ọrụ ọnụ maka ihe IP emepụtara maka ojiji ya na Pin Planner.
<gị_ip> _bb.v Ị nwere ike iji Verilog black-box (_bb.v) file dị ka nkwupụta modul efu maka iji dị ka igbe ojii.
<gị_ip> _inst.v ma ọ bụ _inst.vhd HDL example instantiation template. Ị nwere ike idetuo na mado ọdịnaya nke a file n'ime HDL gị file iji mee ka IP dị iche iche ozugbo.
<gị_ip> v ma ọ bụgị_ip> vhd HDL files nke na-ewepụta submodule ọ bụla ma ọ bụ isi IP nwa maka njikọ ma ọ bụ ịme anwansị.
onye ndu/ Nwere a ModelSim* script msim_setup.tcl iji melite na mee ihe ngosi.
synopsys / vcs / synopsys / vcsmx / Nwere script shei vcs_setup.sh iji hazie ma mee simulation VCS*.
Nwere script shei vcsmx_setup.sh na synopsys_ sim.setup file ka ịtọlite ​​​​ma mee ihe ngosi VCS MX*.
cadence/ Nwere a shei script ncsim_setup.sh na ndị ọzọ ntọlite files ka ịtọlite ​​ma mee ihe ngosi NCSIM*.
aldec/ Nwere a shei script rivierapro_setup.sh ka ịtọlite ​​​​ma mee ihe ngosi Aldec*.
xcelium/ Nwere script shei xcelium_setup.sh na nhazi ndị ọzọ files ka ịtọlite ​​​​ma mee simulation Xcelium*.
submodules/ Nwere HDL files maka IP isi submodules.
<nwa IP cores>/ Maka akwụkwọ ndekọ aha isi nke ụmụaka ọ bụla emepụtara, Platform Designer na-ewepụta akwụkwọ ndekọ aha synth/ na sim/ sub-directories.

Nkọwapụta arụmọrụ Fronthaul mkpakọ IP

Ọnụ ọgụgụ 4. Fronthaul Compression IP na-agụnye mkpakọ na nkwụsịtụ. Eserese Fronthaul mkpakọ IP BlockIntel Fronthaul Compression FPGA IP fig 4

Mkpakọ na mgbakasị ahụ
Ihe ngbanwe ngbanwe nke dabere na ngọngọ na-ebute ụzọ kacha mma maka ngọngọ akụrụngwa nke ihe enyemaka iri na abụọ (REs). Ihe mgbochi ahụ na-ebelata mkpọtụ quantization, karịsịa maka obere-amplitude samples. N'ihi ya, ọ na-ebelata njehie vector magnitude (EVM) nke mkpakọ na-ewebata. Algọridim mkpakọ fọrọ nke nta ka ọ bụrụ nke enweghị uru ike. Na-eche na ntinye mgbagwoju anya samples bụ x = x1 + jxQ, uru kacha nke ngwa ngwa na nke a pụrụ ichetụ n'echiche maka ngọngọ akụrụngwa bụ:
Intel Fronthaul Compression FPGA IP fig 3N'inwe uru zuru oke maka ngọngọ akụrụngwa, nha na-esote na-ekpebi uru ngbanwe aka ekpe ekenyere na ngọngọ akụrụngwa ahụ:Intel Fronthaul Compression FPGA IP fig 2Ebe bitWidth bụ obosara ntinye ntinye.
IP na-akwado oke mkpakọ nke 8, 9, 10, 11, 12, 13, 14, 15, 16.
Mu-Law mkpakọ na ịda mbà n'obi
Algọridim na-eji usoro nkwekọrịta Mu-law, nke mkpakọ okwu na-ejikarị eme ihe. Usoro a na-agafe akara ngosi na-enweghị mkpakọ, x, site na kọmpụta nwere ọrụ, f(x), tupu agbakọta na bit-truncation. Usoro na-eziga data abịakọrọ, y, n'elu interface. Data enwetara na-agafe ọrụ na-agbasawanye (nke bụ ntụgharị nke Compressor, F-1 (y) Usoro a na-emepụtaghachi data na-enweghị mgbagwoju anya na obere njehie quantization.
Nhazi 1. Compressor na decompressor ọrụ
Intel Fronthaul Compression FPGA IP fig 1Algorithm mkpakọ Mu-law IQ na-agbaso nkọwa O-RAN.
Ozi metụtara
O-RAN websaịtị
3.1. Ihe nrịbama IP Fronthaul mkpakọ
Jikọọ na jikwaa IP.
Elekere na Tọgharịa akara ngosi ihu =
Tebụl 8. Elekere na Tọgharịa akara ngosi ihu

Aha mgbaàmà Obere obosara Ntuziaka

Nkọwa

tx_clk 1 Ntinye Elekere mbufe.
Ugboro elekere bụ 390.625 MHz maka 25 Gbps na 156.25MHz maka 10 Gbps. Ihe nrịbama ihu igwe niile na-emekọrịta ihe na elekere a.
rx_clk 1 Ntinye Elekere nnata.
Ugboro elekere bụ 390.625 MHz maka 25 Gbps na 156.25MHz maka 10 Gbps. Mgbama interface nnabata niile na-emekọrịta ihe na elekere a.
csr_clk 1 Ntinye Elekere maka interface CSR. Ugboro elekere bụ 100 MHz.
tx_rst_n 1 Ntinye Ntọgharị dị ala na-arụ ọrụ maka interface transmitter gakọrịtara na tx_clk.
rx_rst_n 1 Ntinye Ntọgharị dị ala na-arụ ọrụ maka interface nnata gakọrịtara na rx_clk.
csr_rst_n 1 Ntinye Ntọgharị dị ala na-arụ ọrụ maka interface CSR dakọtara na csr_clk.

Nyefee akara ngosi ihu ụgbọ njem
Tebụl 9. Nyefee nrịbama ihu igwe
Ụdị mgbaama niile bụ ọnụọgụ na-edebanyeghị aha.

Aha mgbaàmà

Obere obosara Ntuziaka

Nkọwa

tx_avst_source_valid 1 Mpụta Mgbe ekwuputara, na-egosi data ziri ezi dị na avst_source_data.
tx_avst_source_data 64 Mpụta Mpaghara PRB gụnyere udCompParam, iSample na qSample. A na-ejikọta mpaghara mpaghara PRB na ngalaba PRB gara aga.
tx_avst_source_startofpacket 1 Mpụta Na-egosi byte mbụ nke etiti.
tx_avst_source_endofpacket 1 Mpụta Na-egosi byte ikpeazụ nke etiti.
tx_avst_source_dị njikere 1 Ntinye Mgbe ekwuputara, na-egosi na oyi akwa ibufe adịla njikere ịnakwere data. readyLatency = 0 maka interface a.
tx_avst_source_efu 3 Mpụta Na-akọwapụta ọnụọgụ bytes efu na avst_source_data mgbe avst_source_endofpacket kwadoro.
tx_udcomphdr_o 8 Mpụta Ogige nkụnye ejima data onye ọrụ. Dakọtara na tx_avst_source_valid.
Na-akọwa usoro mkpakọ yana obosara IQ bit
maka data onye ọrụ na ngalaba data.
• [7:4]: udIqWidth
• 16 maka udIqWidth=0, ma ọ bụghị ya nhata udIqWidth e,g,:
- 0000b pụtara m na Q bụ nke ọ bụla 16 ibe n'obosara;
— 0001b pụtara m na Q bụ nke ọ bụla 1 bit n'obosara;
— 1111b pụtara m na Q bụ nke ọ bụla 15 ibe n'obosara
• [3:0]: udCompMeth
- 0000b - enweghị mkpakọ
- 0001b - ebe mgbochi na-ese n'elu mmiri
- 0011b - µ-iwu
- ndị ọzọ - echekwabara maka usoro n'ọdịnihu.
tx_metadata_o METADATA_WIDTH Mpụta Conduit na-egosi passthrough na anaghị ejikọta ya.
Dakọtara na tx_avst_source_valid. Obere obosara METADATA_WIDTH nwere ike ịhazi.
Mgbe ị gbanyere O-RAN kwadoro, rụtụ aka Tebụl 13 na ibe 17. Mgbe ị gbanyụrụ O-RAN kwadoro, mgbama a na-adị irè naanị mgbe tx_avst_source_startofpacket bụ 1. tx_metadata_o enweghị akara ngosi na-eji tx_avst_source_valid iji gosi okirikiri ziri ezi.
Ọ dịghị mgbe ịhọrọ 0 Gbanyụọ ọdụ ụgbọ mmiri metadata maka Obosara metadata.

Nata nrịbama ihu igwe njem
Tebụl 10. Nata nrịbama ihu igwe njem
Enweghị nrụgide azụ na interface a. Avalon gụgharia akara efu adịghị mkpa na interface a n'ihi na ọ bụ efu mgbe niile.

Aha mgbaàmà Obere obosara Ntuziaka

Nkọwa

rx_avst_sink_valid 1 Ntinye Mgbe ekwuputara, na-egosi data ziri ezi dị na avst_sink_data.
Enweghị mgbama avst_sink_ready na interface a.
rx_avst_sink_data 64 Ntinye Mpaghara PRB gụnyere udCompParam, iSample na qSample. A na-ejikọta mpaghara mpaghara PRB na ngalaba PRB gara aga.
rx_avst_sink_startofpacket 1 Ntinye Na-egosi byte mbụ nke etiti.
rx_avst_sink_endofpacket 1 Ntinye Na-egosi byte ikpeazụ nke etiti.
rx_avst_sink_error 1 Ntinye Mgbe ekwuputara n'otu okirikiri ahụ dị ka avst_sink_endofpacket, na-egosi ngwugwu dị ugbu a bụ ngwugwu njehie.
rx_udcomphdr_i 8 Ntinye Ogige nkụnye ejima data onye ọrụ. Dakọtara na rx_metadata_valid_i.
Na-akọwa usoro mkpakọ na obosara IQ bit maka data onye ọrụ na ngalaba data.
• [7:4]: udIqWidth
• 16 maka udIqWidth=0, ma ọ bụghị ya hà nhata udIqWidth. eg
- 0000b pụtara m na Q bụ nke ọ bụla 16 ibe n'obosara;
— 0001b pụtara m na Q bụ nke ọ bụla 1 bit n'obosara;
— 1111b pụtara m na Q bụ nke ọ bụla 15 ibe n'obosara
• [3:0]: udCompMeth
- 0000b - enweghị mkpakọ
- 0001b - igbochi ebe na-ese n'elu mmiri
- 0011b - µ-iwu
- ndị ọzọ - echekwabara maka usoro n'ọdịnihu.
rx_metadata_i METADATA_WIDTH Ntinye Ọgbakọ na-enweghị mgbako na-egosi ngafe.
rx_metadata_i mgbama na-adị irè mgbe rx_metadata_valid_i kwadoro, mekọrịta ya na rx_avst_sink_valid.
Obere obosara METADATA_WIDTH nwere ike ịhazi.
Mgbe ị gbanyere O-RAN kwadoro, rụtụ aka Tebụl 15 na ibe 18.
Mgbe ị gbanyụọ O-RAN kwadoro, nke a rx_metadata_i mgbama dị irè naanị mgbe ma rx_metadata_valid_i na rx_avst_sink_startofpacket hà nhata 1. Ọ dịghị mgbe ị họrọ. 0 Gbanyụọ ọdụ ụgbọ mmiri metadata maka Obosara metadata.
rx_metadata_valid_i 1 Ntinye Na-egosi na nkụnye eji isi mee (rx_udcomphdr_i na rx_metadata_i) bara uru. Mmekọrịta na rx_avst_sink_valid. Mgbama amanye. Maka ndakọrịta azụ azụ O-RAN, kwupụta rx_metadata_valid_i ma ọ bụrụ na IP nwere IE isi isi na ngalaba IE ugboro ugboro. N'inye oghere ngalaba akụrụngwa anụ ahụ (PRB) ọhụrụ na rx_avst_sink_data, nye ngalaba ọhụrụ IE na ntinye rx_metadata_i yana rx_metadata_valid_i.

Nyefee akara ngosi ihu ngwa
Tebụl 11. Nyefee akara ngosi interface ngwa

Aha mgbaàmà

Obere obosara Ntuziaka

Nkọwa

tx_avst_sink_valid 1 Ntinye Mgbe ekwuputara, na-egosi na mpaghara PRB bara uru dị na interface a.
Mgbe ị na-arụ ọrụ n'ụdị nkwanye ugwu, hụ na enweghị akara ngosi ziri ezi n'etiti mmalite ngwugwu na njedebe nke ngwugwu naanị bụ mgbe mgbama dị njikere kwụsịrị.
tx_avst_sink_data 128 Ntinye Data sitere na oyi akwa ngwa n'usoro byte netwọk.
tx_avst_sink_startofpacket 1 Ntinye Gosipụta byte mbụ PRB nke ngwugwu
tx_avst_sink_endofpacket 1 Ntinye Gosipụta byte PRB ikpeazụ nke ngwugwu
tx_avst_sink_dị njikere 1 Mpụta Mgbe ekwuputara, na-egosi O-RAN IP dị njikere ịnakwere data sitere na ngwa ngwa. readyLatency = 0 maka interface a
tx_udcomphdr_i 8 Ntinye Ogige nkụnye ejima data onye ọrụ. Mekọrịta ya na tx_avst_sink_valid.
Na-akọwa usoro mkpakọ na obosara IQ bit maka data onye ọrụ na ngalaba data.
• [7:4]: udIqWidth
• 16 maka udIqWidth=0, ma ọ bụghị ya hà nhata udIqWidth. eg
- 0000b pụtara m na Q bụ nke ọ bụla 16 ibe n'obosara;
— 0001b pụtara m na Q bụ nke ọ bụla 1 bit n'obosara;
— 1111b pụtara m na Q bụ nke ọ bụla 15 ibe n'obosara
• [3:0]: udCompMeth
- 0000b - enweghị mkpakọ
- 0001b - ebe mgbochi na-ese n'elu mmiri
- 0011b - µ-iwu
- ndị ọzọ - echekwabara maka usoro n'ọdịnihu.
tx_metadata_i METADATA_WIDTH Ntinye Conduit na-egosi passthrough na anaghị ejikọta ya. Mekọrịta ya na tx_avst_sink_valid.
Obere obosara METADATA_WIDTH nwere ike ịhazi.
Mgbe ị gbanyere O-RAN kwadoro, rụtụ aka Tebụl 13 na ibe 17.
Mgbe ị gbanyụọ O-RAN kwadoro, mgbama a na-arụ ọrụ naanị mgbe tx_avst_sink_startofpacket ruru 1.
tx_metadata_i enweghị mgbaama na ojiji dị mma
tx_avst_sink_valid iji gosi okirikiri ziri ezi.
Ọ dịghị mgbe ịhọrọ 0 Gbanyụọ ọdụ ụgbọ mmiri metadata maka Obosara metadata.

Nata akara ngosi interface ngwa
Tebụl 12. Nata akara ngosi interface ngwa

Aha mgbaàmà

Obere obosara Ntuziaka

Nkọwa

rx_avst_source_valid 1 Mpụta Mgbe ekwuputara, na-egosi na mpaghara PRB bara uru dị na interface a.
Enweghị mgbama avst_source_ready na interface a.
rx_avst_source_data 128 Mpụta Data na oyi akwa ngwa n'usoro byte netwọk.
rx_avst_source_startofpacket 1 Mpụta Na-egosi byte PRB izizi nke ngwugwu
rx_avst_source_endofpacket 1 Mpụta Na-egosi byte PRB ikpeazụ nke ngwugwu
rx_avst_source_error 1 Mpụta Na-egosi mperi nwere mperi
rx_udcomphdr_o 8 Mpụta Ogige nkụnye ejima data onye ọrụ. Dakọtara na rx_avst_source_valid.
Na-akọwa usoro mkpakọ na obosara IQ bit maka data onye ọrụ na ngalaba data.
• [7:4]: udIqWidth
• 16 maka udIqWidth=0, ma ọ bụghị ya hà nhata udIqWidth. eg
- 0000b pụtara m na Q bụ nke ọ bụla 16 ibe n'obosara;
— 0001b pụtara m na Q bụ nke ọ bụla 1 bit n'obosara;
— 1111b pụtara m na Q bụ nke ọ bụla 15 ibe n'obosara
• [3:0]: udCompMeth
- 0000b - enweghị mkpakọ
- 0001b - ngọngọ na-ese n'elu mmiri (BFP)
- 0011b - µ-iwu
- ndị ọzọ - echekwabara maka usoro n'ọdịnihu.
rx_metadata_o METADATA_WIDTH Mpụta Ọgbakọ na-enweghị mgbako na-egosi ngafe.
rx_metadata_o mgbama dị irè mgbe rx_metadata_valid_o kwadoro, mekọrịta ya na rx_avst_source_valid.
Obere obosara METADATA_WIDTH nwere ike ịhazi. Mgbe ịgbanwuo O-RAN kwadoro, rụtụ aka Tebụl 14 na ibe 18.
Mgbe ị gbanyụọ O-RAN kwadoro, rx_metadata_o dị irè naanị mgbe rx_metadata_valid_o ha nhata 1.
Ọ dịghị mgbe ịhọrọ 0 Gbanyụọ ọdụ ụgbọ mmiri metadata maka Obosara metadata.
rx_metadata_valid_o 1 Mpụta Na-egosi na nkụnye eji isi mee (rx_udcomphdr_o na
rx_metadata_o) bara uru.
Ekwuputara rx_metadata_valid_o mgbe rx_metadata_o bara uru, mekọrịta ya na rx_avst_source_valid.

Nkewa metadata maka ndakọrịta azụ azụ O-RAN
Tebụl 13. tx_metadata_i ntinye 128-bit

Aha mgbaàmà

Obere obosara Ntuziaka Nkọwa

Nkewa metadata

Echekwara 16 Ntinye Echekwara. tx_metadata_i [127:112]
tx_u_size 16 Ntinye Nha ngwugwu U-ụgbọ elu na bytes maka ọnọdụ nkwanye. tx_metadata_i [111:96]
tx_u_seq_id 16 Ntinye SeqID nke ngwugwu ahụ, nke ewepụtara na nkụnye eji isi mee njem eCPRI. tx_metadata_i [95:80]
tx_u_pc_id 16 Ntinye PCID maka njem eCPRI na RoEflowId
maka ụgbọ njem redio n'elu ethernet (RoE).
tx_metadata_i [79:64]
Echekwara 4 Ntinye Echekwara. tx_metadata_i [63:60]
tx_u_dataDirection 1 Ntinye gNB data ntụziaka.
Oke uru: {0b=Rx (ya bu bulite), 1b=Tx (ya bu nbudata)}
tx_metadata_i[59]
tx_u_filterIndex 4 Ntinye Na-akọwapụta ndeksi na nzacha ọwa a ga-eji n'etiti data IQ na interface ikuku.
Oke ọnụ ahịa: {0000b-1111b}
tx_metadata_i [58:55]
tx_u_frameId 8 Ntinye Ihe ngụgụ maka okpokolo agba 10 ms (oge nchikota 2.56 sekọnd), kpọmkwem frameId= nọmba etiti modulo 256.
Ọnụ ahịa dị: {0000 0000b-1111 1111b}
tx_metadata_i [54:47]
tx_u_subframeId 4 Ntinye Ogwe maka 1 ms subframes n'ime etiti 10 ms. Oke ọnụ ahịa: {0000b-1111b} tx_metadata_i [46:43]
tx_u_slotID 6 Ntinye Oke a bụ nọmba oghere n'ime 1 ms subframe. A na-agụ oghere niile dị n'otu obere ala site na oke a.
Oke ọnụ ahịa: {00 0000b-00 1111b=slotID, 01 0000b-11 1111b= Echekwabara}
tx_metadata_i [42:37]
tx_u_akara ngosi 6 Ntinye Na-achọpụta nọmba akara n'ime oghere. Ọnụ ahịa dị: {00 0000b-11 1111b} tx_metadata_i [36:31]
tx_u_sectionId 12 Ntinye NkebiID maapụ data ngalaba U-ụgbọ elu gaa na ozi C-ụgbọ elu kwekọrọ (na ụdị ngalaba) jikọtara ya na data ahụ.
Ọnụ ahịa dị: {0000 0000 0000b-11111111 1111b}
tx_metadata_i [30:19]
tx_u_rb 1 Ntinye Ngosipụta ngọngọ akụrụngwa.
Gosi ma ọ bụrụ na ejiri ngọngọ akụrụngwa ọ bụla ma ọ bụ ihe mgbochi ọ bụla ọzọ ejiri.
Oke uru: {0b=ihe mgbochi akụrụngwa ọ bụla ejiri; 1b=a na-eji ngọngọ akụrụngwa ọ bụla ọzọ}
tx_metadata_i[18]
tx_u_startPrb 10 Ntinye Mmalite PRB nke ngalaba data ụgbọ elu onye ọrụ.
Ọnụ ahịa dị: {00 0000 0000b-11 1111 1111b}
tx_metadata_i [17:8]
tx_u_numPrb 8 Ntinye Kọwaa PRB ebe ngalaba data ụgbọ elu onye ọrụ dị. tx_metadata_i [7:0]
      Oke ọnụ ahịa: {0000 0001b-1111 1111b, 0000 0000b = PRB niile n'ime oghere subcarrier akọwapụtara (SCS) na bandwit nke ebu }  
tx_u_udCompHdr 8 Ntinye Kọwaa usoro mkpakọ na obosara IQ nke data onye ọrụ na ngalaba data. Ọnụ ahịa dị: {0000 0000b-1111 1111b} N/A (tx_udcomphdr_i)

Tebụl 14. rx_metadata_valid_i/o

Aha mgbaàmà

Obere obosara Ntuziaka Nkọwa

Nkewa metadata

rx_sec_hdr_valid 1 Mpụta Mgbe rx_sec_hdr_valid bụ 1, ngalaba data U-plane dị irè.
IE ndị nkụnye eji isi mee na-adị irè mgbe rx_sec_hdr_valid kwadoro, mekọrịta ya na avst_sink_u_startofpacket na avst_sink_u_valid.
Ngalaba IE ugboro ugboro na-adị irè mgbe rx_sec_hdr_valid kwadoro, mekọrịta ya na avst_sink_u_valid.
Na ịnye ngalaba PRB ọhụrụ na avst_sink_u_data, nye ngalaba ọhụrụ IE na rx_sec_hdr_valid kwuputara.
rx_metadata_valid_o

Isiokwu 15. rx_metadata_o 128-bit mmepụta

Aha mgbaàmà Obere obosara Ntuziaka Nkọwa

Nkewa metadata

Echekwara 32 Mpụta Echekwara. rx_metadata_o [127:96]
rx_u_seq_id 16 Mpụta SeqID nke ngwugwu ahụ, nke ewepụtara na nkụnye eji isi mee njem eCPRI. rx_metadata_o [95:80]
rx_u_pc_id 16 Mpụta PCID maka njem eCPRI na RoEflowId maka njem RoE rx_metadata_o [79:64]
edobere 4 Mpụta Echekwara. rx_metadata_o [63:60]
rx_u_dataDirection 1 Mpụta gNB data ntụziaka. Oke uru: {0b=Rx (ya bu bulite), 1b=Tx (ya bu nbudata)} rx_metadata_o[59]
rx_u_filterIndex 4 Mpụta Na-akọwapụta ndeksi na nzacha ọwa iji jiri n'etiti data IQ na ikuku ikuku.
Oke ọnụ ahịa: {0000b-1111b}
rx_metadata_o [58:55]
rx_u_frameId 8 Mpụta Ogwe maka okpokolo agba 10 ms (oge nchikota 2.56 sekọnd), akpan akpan frameId= nọmba etiti modulo 256. Oke uru: {0000 0000b-1111 1111b} rx_metadata_o [54:47]
rx_u_subframeId 4 Mpụta Ogwe maka 1ms subframes n'ime etiti 10 ms. Oke ọnụ ahịa: {0000b-1111b} rx_metadata_o [46:43]
rx_u_slotID 6 Mpụta Nọmba oghere dị n'ime obere 1ms. A na-agụ oghere niile dị n'otu obere ala site na oke a. Oke ọnụ ahịa: {00 0000b-00 1111b=slotID, 01 0000b-111111b=echekwabara} rx_metadata_o [42:37]
rx_u_akara ngosi 6 Mpụta Na-achọpụta nọmba akara n'ime oghere.
Ọnụ ahịa dị: {00 0000b-11 1111b}
rx_metadata_o [36:31]
rx_u_sectionId 12 Mpụta NkebiID maapụ data ngalaba U-ụgbọ elu gaa na ozi C-ụgbọ elu kwekọrọ (na ụdị ngalaba) jikọtara ya na data ahụ.
Ọnụ ahịa dị: {0000 0000 0000b-1111 1111 1111b}
rx_metadata_o [30:19]
rx_u_rb 1 Mpụta Ngosipụta ngọngọ akụrụngwa.
Na-egosi ma ọ bụrụ na ejiri ngọngọ akụrụngwa ọ bụla ma ọ bụ ihe ọ bụla ọzọ ejiri.
Oke uru: {0b=ihe mgbochi akụrụngwa ọ bụla ejiri; 1b=a na-eji ngọngọ akụrụngwa ọ bụla ọzọ}
rx_metadata_o[18]
rx_u_startPrb 10 Mpụta Mmalite PRB nke ngalaba data ụgbọ elu onye ọrụ.
Ọnụ ahịa dị: {00 0000 0000b-11 1111 1111b}
rx_metadata_o [17:8]
rx_u_numPrb 8 Mpụta Na-akọwapụta PRB ebe ngalaba data ụgbọ elu onye ọrụ dị.
Oke ọnụ ahịa: {0000 0001b-1111 1111b, 0000 0000b = PRB niile dị na SCS akọwapụtara na bandwit nke ebu }
rx_metadata_o [7:0]
rx_u_udCompHdr 8 Mpụta Na-akọwa usoro mkpakọ na obosara IQ nke data onye ọrụ na ngalaba data.
Ọnụ ahịa dị: {0000 0000b-1111 1111b}
N/A (rx_udcomphdr_o)

Ihe nrịbama ihu igwe CSR
Isiokwu 16. CSR Interface Signals

Aha mgbaàmà Obosara Bit Ntuziaka

Nkọwa

csr_adreesị 16 Ntinye Adreesị ndebanye aha nhazi.
csr_dee 1 Ntinye Gbanyụọ ndebanye aha nhazi.
csr_writedata 32 Ntinye Ndebanye aha nhazi dee data.
csr_readata 32 Mpụta Ndebanye aha nhazi gụ data.
csr_agụ 1 Ntinye Gụọ ndekọ aha nhazi.
csr_readatavalid 1 Mpụta Ndebanye aha nhazi agụ data bara uru.
csr_waitrequest 1 Mpụta arịrịọ nchere ndekọ nhazi nhazi.

Ndị na-edebanye aha IP Fronthaul mkpakọ

Jikwaa ma nyochaa ọrụ mkpakọ fronthaul site na njikwa njikwa na ọkwa ọkwa.
Isiokwu 17. Deba aha Map

CSR_ADDRESS (Mbido Okwu) Aha aha
0x0 ọnọdụ mkpakọ
0x1 tx_error
0x2 rx_error

Isiokwu 18. compression_mode Deba aha

Obosara Bit Nkọwa Nweta

Uru Tọgharia HW

31:9 Echekwara RO 0x0
8:8 Ụdị arụ ọrụ:
• 1'b0 bụ ọnọdụ mkpakọ kwụ ọtọ
• 1'b1 bụ ọnọdụ mkpakọ dị ike
RW 0x0
7:0 nkụnye eji isi mee mkpakọ data onye ọrụ kwụ ọtọ:
• 7:4 bụ udIqWidth
- 4'b0000 bụ 16 ibe n'ibe
- 4'b1111 bụ 15 ibe n'ibe
-:
- 4'b0001 bụ 1 bit
• 3:0 bụ udCompMeth
- 4'b0000 abụghị mkpakọ
- 4'b0001 bụ ngọngọ na-ese n'elu mmiri
- 4'b0011 bụ µ-iwu
• Edebere ndị ọzọ
RW 0x0

Tebụl 19. tx Ndebanye aha njehie

Obosara Bit Nkọwa Nweta

Uru Tọgharia HW

31:2 Echekwara RO 0x0
1:1 IqWidth ezighi ezi. IP na-edobe Iqwidth ka ọ bụrụ 0 (16-bit Iqwidth) ma ọ bụrụ na ọ chọpụta Iqwidth adịghị mma ma ọ bụ akwadoghị. RW1C 0x0
0:0 Usoro mkpakọ na-ezighi ezi. IP na-atụba ngwugwu ahụ. RW1C 0x0

Tebụl 20. rx Ndebanye aha mperi

Obosara Bit Nkọwa Nweta

Uru Tọgharia HW

31:8 Echekwara RO 0x0
1:1 IqWidth ezighi ezi. IP na-atụba ngwugwu ahụ. RW1C 0x0
0:0 Usoro mkpakọ na-ezighi ezi. IP na-edobe usoro mkpakọ ka ọ bụrụ usoro mkpakọ akwadoro nke a:
• Agbanyere naanị ngọngọ-ese n'elu: ndabara na ebe ngọngọ-ese n'elu mmiri.
• Akwanyere naanị μ-iwu: ndabara na μ-iwu.
• Kwanyere ma ngọngọ-ese n'elu mmiri na μ-iwu: ndabara na ebe ngọngọ-ese n'elu mmiri.
RW1C 0x0

Fronthaul mkpakọ Intel FPGA IPs ndekọ ntuziaka onye ọrụ

Maka ụdị akwụkwọ a kachasị ọhụrụ na nke gara aga, rụtụ aka na: Ntụziaka onye ọrụ Intel FPGA IP Fronthaul. Ọ bụrụ na edepụtaghị ụdị IP ma ọ bụ sọftụwia, ntuziaka onye ọrụ maka ụdị IP gara aga ma ọ bụ ụdị ngwanrọ na-emetụta.

Akwụkwọ akụkọ ngbanwe maka Fronthaul Compression Intel FPGA IP ntuziaka onye ọrụ

Ụdị akwụkwọ

Intel Quartus Prime Version Ụdị IP

Mgbanwe

2022.08.08 21.4 1.0.1 obosara metadata emeziri 0 ruo 0 (Gbanye ọdụ ụgbọ mmiri metadata).
2022.03.22 21.4 1.0.1 • Nkọwa mgbaàmà gbanwere:
- tx_avst_sink_data na tx_avst_source_data
- rx_avst_sink_data na rx_avst_source_data
• agbakwunyere Ọsọ ọsọ ngwaọrụ akwadoro okpokoro
• agbakwunyere Arụmọrụ na ojiji akụrụngwa
2021.12.07 21.3 1.0.0 Koodu ịtụ ahịa emelitere.
2021.11.23 21.3 1.0.0 Ntọhapụ mbụ.

Ụlọ ọrụ Intel. Ikike niile echekwabara. Intel, akara Intel, na akara Intel ndị ọzọ bụ ụghalaahịa nke Intel Corporation ma ọ bụ ndị enyemaka ya. Intel nyere ikike ịrụ ọrụ nke FPGA na ngwaahịa semiconductor na nkọwapụta ugbu a dịka akwụkwọ ikike ọkọlọtọ Intel siri dị, mana nwere ikike ịme mgbanwe na ngwaahịa na ọrụ ọ bụla n'oge ọ bụla na-enweghị ọkwa. Intel anaghị ewere ọrụ ọ bụla ma ọ bụ ụgwọ sitere na ngwa ma ọ bụ iji ozi ọ bụla, ngwaahịa ma ọ bụ ọrụ akọwara n'ime ebe a belụsọ dị ka Intel kwetara na ederede. A dụrụ ndị ahịa Intel ọdụ ka ha nweta ụdị nkọwa ngwaọrụ kachasị ọhụrụ tupu ha adabere na ozi ọ bụla ebipụtara yana tupu ịnye iwu maka ngwaahịa ma ọ bụ ọrụ. * Enwere ike ịzọrọ aha na akara ndị ọzọ dị ka ihe onwunwe nke ndị ọzọ.

intel logointel Fronthaul mkpakọ FPGA IP akara ngosi 2 Version nke Ntanetị
intel Fronthaul mkpakọ FPGA IP akara ngosi 1 Zipu nzaghachi
Nọmba ederede: 709301
UG-20346
Ụdị: 2022.08.08
ISO 9001: 2015 edebanye aha

Akwụkwọ / akụrụngwa

intel Fronthaul mkpakọ FPGA IP [pdf] Ntuziaka onye ọrụ
Fronthaul mkpakọ FPGA IP, Fronthaul, mkpakọ FPGA IP, FPGA IP
intel Fronthaul mkpakọ FPGA IP [pdf] Ntuziaka onye ọrụ
UG-20346, 709301, Fronthaul mkpakọ FPGA IP, Fronthaul FPGA IP, mkpakọ FPGA IP, FPGA IP

Ntụaka

Hapụ ikwu

Agaghị ebipụta adreesị ozi-e gị. Akara mpaghara achọrọ akara *