intel AN 775 na-emepụta data oge mbụ I/O

intel Logo

AN 775: Na-ewepụta data oge izizi maka Intel FPGA

Ị nwere ike iwepụta data oge mbụ I/O maka ngwaọrụ Intel FPGA site na iji Intel® Quartus® Prime software GUI ma ọ bụ iwu Tcl. Data oge mbụ I/O bara uru maka nhazi ntụtụ mbụ yana imewe PCB. Ị nwere ike iwepụta data oge mbụ maka paramita oge ndị a dị mkpa iji dozie mmefu oge imewe mgbe ị na-atụle ụkpụrụ I/O na ntinye pin.

Tebụl 1. Usoro oge I/O 

Usoro oge

Nkọwa

Oge nhazi ntinye (tSU)
Oge njide ntinye (tH)
Usoro oge I/O
tSU = ntụtụ ntinye na ntinye oge ndebanye aha data + ndebanye ndebanye oge micro nhazi oge - ntinye ntinye n'ime oge ndebanye aha oge
tH = - ntinye ntinye na ntinye ndebanye aha data igbu oge + ntinye ndebanye aha obere oge + ntinye ntinye na ntinye aha oge elekere
Oge elekere ruo oge mmepụta (tCO) Usoro oge I/O
tCO = + akara elekere iji wepụta igbu oge aha ndekọ + mmepụta aha elekere-na-ewepụta oge + ndebanye aha mmepụta iji wepụta igbu oge ntụtụ

Ụlọ ọrụ Intel. Ikike niile echekwabara. Intel, akara Intel, na akara Intel ndị ọzọ bụ ụghalaahịa nke Intel Corporation ma ọ bụ ndị enyemaka ya. Intel nyere ikike ịrụ ọrụ nke FPGA na ngwaahịa semiconductor na nkọwapụta ugbu a dịka akwụkwọ ikike ọkọlọtọ Intel siri dị, mana nwere ikike ịme mgbanwe na ngwaahịa na ọrụ ọ bụla n'oge ọ bụla na-enweghị ọkwa. Intel anaghị ewere ọrụ ọ bụla ma ọ bụ ụgwọ sitere na ngwa ma ọ bụ iji ozi ọ bụla, ngwaahịa ma ọ bụ ọrụ akọwara n'ime ebe a belụsọ dị ka Intel kwetara na ederede. A dụrụ ndị ahịa Intel ọdụ ka ha nweta ụdị nkọwa ngwaọrụ kachasị ọhụrụ tupu ha adabere na ozi ọ bụla ebipụtara yana tupu ịnye iwu maka ngwaahịa ma ọ bụ ọrụ.
* Enwere ike ịzọrọ aha na akara ndị ọzọ dị ka ihe onwunwe nke ndị ọzọ.

Ịmepụta ozi oge I/O mbụ gụnyere usoro ndị a:

  • Kwụpụ 1: Mekọrịta Flip-flop maka Ngwa Intel FPGA Target na ibe 4
  • Kwụpụ 2: Kọwaa ọkọlọtọ I/O na ebe pin na ibe 5
  • Kwụpụ 3: Kpepụta ọnọdụ ọrụ ngwaọrụ na ibe 6
  • Nzọụkwụ 4: View Oge I/O na mkpesa Datasheet na ibe 6

Oge Mmụba Data Oge I/O

Kwụpụ 1: Mekọrịta Flip-flop maka ngwaọrụ Intel FPGA Target

Soro usoro ndị a iji kọwapụta na mekọrịta ezi uche flip-flop kacha nta iji mepụta data oge I/O mbụ:

  1. Mepụta ọrụ ọhụrụ na ụdị sọftụwia Intel Quartus Prime Pro 19.3.
  2. Pịa Ọrụ ➤ Ngwaọrụ, ezipụta ngwaọrụ gị lekwasịrị anya Ezinụlọ na ngwaọrụ Target. Maka example, họrọ AGFA014R24 Intel Agilex™ FPGA.
  3. Pịa File ➤ Ọhụrụ wee mepụta eserese / atụmatụ ngọngọ File.
  4. Ka ịgbakwunye akụrụngwa na schematic, pịa bọtịnụ Ngwá Ọrụ Symbol.
    Tinye pin na waya n'ime onye nchịkọta akụkọ
  5. N'okpuru Aha, pịnye DFF, wee pịa OK. Pịa na Block Editor ka itinye akara DFF.
  6. Tinyegharịa 4 na ibe 4 ruo 5 na ibe 5 ka ịtinye ntụtụ ntinye ntinye_data, ntụtụ ntinye elekere, na ntụtụ mmepụta mmepụta_data.
  7. Iji jikọọ ntụtụ na DFF, pịa bọtịnụ Orthogonal Node Tool, wee see ahịrị waya n'etiti pin na akara DFF.
    DFF nwere njikọ pin
  8. Iji megharịa DFF, pịa Nhazi ➤ Malite ➤ Malite Analysis & Synthesis. Synthesis na-ewepụta netlist imewe kacha nta achọrọ iji nweta data oge I/O.
Kwụpụ 2: Kọwaa ọkọlọtọ I/O na ebe ntụtụ

Ebe ntụtụ akọwapụtara na ọkọlọtọ I/O nke ị na-ekenye na ntụtụ ngwaọrụ na-emetụta ụkpụrụ oke oge. Soro usoro ndị a iji kenye ọkọlọtọ I/O pin na mmachi ọnọdụ:

  1. Pịa Ọrụ ➤ Pin Planner.
  2. Kenye ọnọdụ ntụtụ na mmachi ọkọlọtọ I/O dịka imewe gị siri dị
    nkọwa. Tinye aha ọnụ, ntụzịaka, ọnọdụ, yana ụkpụrụ ọkọlọtọ I/O maka ntụtụ dị na imewe na mpempe akwụkwọ mpịakọta Niile. N'aka nke ọzọ, dọrọ aha ọnụ n'ime ngwugwu Pin Planner view.

    Ebe Pin na Ọrụ Ụkpụrụ I/O na Pin Planner

  3. Iji chịkọta imewe ahụ, pịa Nhazi ➤ Malite Nchịkọta. Onye nchịkọta ihe na-ewepụta ozi oge I/O n'oge nchịkọta zuru oke.

Ozi metụtara

  • Nkọwa ọkọlọtọ I/O
  •  Ijikwa ngwaọrụ I/O Pin
Kwụpụ 3: Kwupụta Ọnọdụ Ọrụ Ngwaọrụ

Soro usoro ndị a ka imelite netlist oge wee tọọ ọnọdụ ọrụ maka nyocha oge na-esochi mkpokọta:

  1. Pịa Ngwaọrụ ➤ Time Analyzer.
  2. Na pane ọrụ, pịa Nwelite Netlist Timeing ugboro abụọ. netlist oge na-emelite ozi oge nchikota zuru oke nke na-aza maka mmachi pin ị na-eme.
    Pane Task na Time Analyzer
  3. N'okpuru Tọọ Ọnọdụ ọrụ, họrọ otu n'ime ụdị oge dị, dị ka Slow vid3 100C Model ma ọ bụ ngwa ngwa vid3 100C Model.

    Tọọ ọnọdụ ọrụ n'ime nyocha oge

Nzọụkwụ 4: View Oge I/O na mkpesa Datasheet

Mepụta mkpesa datasheet na nyocha oge na view ụkpụrụ oke oge.

  1. Na Time Analyzer, pịa Akụkọ ➤ Datasheet ➤ Akuko Datasheet.
  2. Pịa OK.

    Akuko akwụkwọ data dị na nyocha oge
    Akụkọ nhazi oge, oge ejidere, na elekere ka ọ pụta ìhè na-apụta n'okpuru nchekwa mkpesa Datasheet na pane akụkọ.

  3. Pịa akụkọ ọ bụla ka view ụkpụrụ nke Rise and Fall parameter.
  4. Maka usoro nhazi oge na-agbanwe agbanwe, kọwapụta uru zuru oke

Example 1. Ịchọpụta oge oge I/O site na mkpesa Datasheet 

Na ndị na-esonụ example Setup Times na-akọ, oge ọdịda dị ukwuu karịa oge ịrị elu, ya mere tSU=tfall.

Jide Times akụkọ
Na ndị na-esonụ example Hold Times akụkọ, uru zuru oke nke oge ọdịda dị ukwuu karịa uru zuru oke nke oge ịrị elu, ya mere tH = tfall.

Elekere na mkpesa Oge mmepụta
Na ndị na-esonụ example Clock to Output Times na-akọ, uru zuru oke nke oge ọdịda dị ukwuu karịa uru zuru oke nke oge ịrị elu, ya mere tCO=tfall.

Elekere na mkpesa Oge mmepụta

Ozi metụtara

Ọgbọ data oge I/O Scripted

Ị nwere ike iji edemede Tcl wepụta ozi oge I/O yana ma ọ bụ na-ejighi ngwa ngwa Intel Quartus Prime onye ọrụ interface. Usoro edemede a na-ewepụta data oke oge I/O dabere na ederede maka ụkpụrụ I/O akwadoro.

Rịba ama: Usoro scripted dị naanị maka nyiwe Linux *.
Soro usoro ndị a iji wepụta ozi oge I/O na-egosipụta ọtụtụ ụkpụrụ I/O maka ngwaọrụ Intel Agilex, Intel Stratix® 10 na Intel Arria® 10:

  1. Budata ebe nchekwa ọrụ Intel Quartus Prime kwesịrị ekwesị file maka ezinụlọ ngwaọrụ gị lekwasịrị anya:
    • Ngwaọrụ Intel Agilex- https://www.intel.com/content/dam/www/programmable/us/en/others/literature/an/io_timing_agilex_latest.qar
    • Ngwa Intel Stratix 10- https://www.intel.com/content/dam/www/programmable/us/en/others/literature/an/io_timing_stratix10.qar
    • Ngwa Intel Arria 10- https://www.intel.com/content/dam/www/programmable/us/en/others/literature/an/io_timing_arria10.qar
  2. Ka iweghachite ebe nchekwa ọrụ .qar, malite ngwa Intel Quartus Prime Pro Edition wee pịa Project ➤ Weghachite Archived Project. N'aka nke ọzọ, mee usoro iwu na-esote na-enweghị ịmalite GUI:
    quartus_sh --weghachi file>

    Nke io_time__ eweghachitere ndekọ ugbu a nwere obere nchekwa qdb na dị iche iche files.

  3. Iji jiri Intel Quartus Prime Time Analyzer mee edemede ahụ, gbaa iwu a:
    quartus_sta –t .tcl

    Chere maka mmecha. Mgbu nke script nwere ike ịchọ awa 8 ma ọ bụ karịa n'ihi na mgbanwe ọ bụla na ọkọlọtọ I/O ma ọ bụ ọnọdụ pin chọrọ nchikota nhazi.

  4. Iji view ụkpụrụ oke oge, mepee ederede emepụtara files na oge_files, nwere aha dị ka timing_tsuthtco__.txt.
    time_tsuthtco_ _ _ .txt.

Ozi metụtara

AN 775: Ịmepụta Akụkọ Ndozigharị akwụkwọ oge mbụ I/O

Ụdị akwụkwọ

Intel Quartus Prime Version

Mgbanwe

2019.12.08 19.3
  • Aha edegharịrị iji gosipụta ọdịnaya.
  • Nkwado agbakwunyere maka Intel Stratix 10 na Intel Agilex FPGAs.
  • Nọmba nzọụkwụ agbakwunyere ga-eru.
  • Eserese oke oge agbakwunyere.
  • nseta ihuenyo emelitere iji gosipụta ụdị ọhụrụ.
  • Njikọ emelitere na akwụkwọ ndị emetụtara.
  • Tinye aha ngwaahịa ọhụrụ na mgbakọ ụdị.
2016.10.31 16.1
  • Ntọhapụ ọha mbụ.

Akwụkwọ / akụrụngwa

intel AN 775 na-emepụta data oge mbụ I/O [pdf] Ntuziaka onye ọrụ
AN 775 na-emepụta data oge mbụ IO, AN 775, na-emepụta data oge IO mbụ, data oge mbụ IO, data oge.

Ntụaka

Hapụ ikwu

Agaghị ebipụta adreesị ozi-e gị. Akara mpaghara achọrọ akara *