AN 824 FPGA SDK maka OpenCL Board
Nkwado ngwugwu Floorplan
Ntuziaka onye ọrụ

 Intel® FPGA SDK maka Ngwunye nkwado nke bọọdụ OpenCL ™ ntuziaka njikarịcha ala ala
The Intel/® FPGA SDK maka OpenCL™ Board Nkwado ngwugwu (BSP) Ntuziaka njikarịcha ala na-enye ụkpụrụ nhazi ala maka OpenCL) BSP. Ọ na-enyekwa ntụzịaka maka otu ị ga-esi nweta mkpụrụ ala na nkezi kacha arụ ọrụ kacha mma yana nyochaa arụmọrụ iji akụrụngwa BSP.
Akwụkwọ a na-eche na ị maara nke ọma echiche OpenCL(2) dị ka akọwara na ụdị OpenCL Specification 1.0 nke Khronos Group.

Mmụba mkpokọta BSP mepere emepe
OpenCL BSP na-akwado ụdị ịgbakọ mkpokọta ndị a:

• Mkpokọta Flat [–bsp-flow flat]: Na-eme mkpokọta dị larịị nke ihe niile (BSP yana ngwaike emepụtara kernel).
• Mkpokọta ntọala [–bsp-flow base]: Na-eme mkpokọta ntọala site na iji mgbochi LogicLock sitere na base.qsf file. Ebumnuche elekere kernel dị jụụ ka ngwaike BSP nwee ohere karịa izute oge. Emebere nchekwa data base.qar iji chekwaa ngwaike BSP, nke bụ mpaghara kwụ ọtọ.
• Bubata mkpokọta [ ]: Weghachite oge mechiri emechi static mpaghara site na database base.qar ma na-achịkọta naanị ngwaike kernel emepụtara. Ọ na-abawanye ebumnuche elekere kernel iji nweta oge kacha arụ ọrụ kacha mma kernel (fmax).

Mepee CL BSP Floorplan Nkebi
A na-ekekarị atụmatụ mbara ala OpenCL BSP na mpaghara abụọ ndị a:

• Mpaghara kwụ ọtọ: na-anọchi anya mpaghara nwere ngwaike metụtara BSP nke na-adịgide adịgide. A na-emechi oge maka mpaghara a n'oge nchịkọta ntọala. Na mkpokọta, ebumnuche bụ ibelata akụrụngwa mgbawa nke mpaghara a na-eji mechie oge.
• Mpaghara Kernel: Na-anọchite anya mpaghara nhazigharị akụkụ (PR) nke edobere maka freeze_wrapper_inst|kernel_system_inst modul, nke nwere kernel. N'ozuzu, ebumnuche bụ idobe akụrụngwa mgbawa ruo oke maka mpaghara a.

1. Intel FPGA SDK maka OpenCL gbadoro ụkwụ na nkọwapụta Khronos ebipụtara, wee gafere Usoro Nleba anya nke Khronos. Enwere ike ịhụ ọkwa nkwenye ugbu a na www.khronos.org/conformance.
2. OpenCL na akara OpenCL bụ ụghalaahịa nke Apple Inc. ma ejiri ikike nke Khronos Group™ mee ya.

Ụlọ ọrụ Intel. Ikike niile echekwabara. Intel, akara Intel, na akara Intel ndị ọzọ bụ ụghalaahịa nke Intel Corporation ma ọ bụ ndị enyemaka ya. Intel nyere ikike ịrụ ọrụ nke FPGA na ngwaahịa semiconductor na nkọwapụta ugbu a dịka akwụkwọ ikike ọkọlọtọ Intel siri dị, mana nwere ikike ịme mgbanwe na ngwaahịa na ọrụ ọ bụla n'oge ọ bụla na-enweghị ọkwa. Intel anaghị ewere ọrụ ọ bụla ma ọ bụ ụgwọ sitere na ngwa ma ọ bụ iji ozi ọ bụla, ngwaahịa ma ọ bụ ọrụ akọwara n'ime ebe a belụsọ dị ka Intel kwetara na ederede. A dụrụ ndị ahịa Intel ọdụ ka ha nweta ụdị nkọwa ngwaọrụ kachasị ọhụrụ tupu ha adabere na ozi ọ bụla ebipụtara yana tupu ịnye iwu maka ngwaahịa ma ọ bụ ọrụ.
* Enwere ike ịzọrọ aha na akara ndị ọzọ dị ka ihe onwunwe nke ndị ọzọ.

Ntuziaka maka OpenCL BSP nhazi ala

• Malite na nchịkọta dị larịị iji ghọta ebe a na-edobe ihe niile dị na BSP n'ụzọ nkịtị (karịsịa ihe mgbochi IP nwere njikọ I/O dị ka PCIe ma ọ bụ DDR). Mgbe ị na-emepụta BSP, ị nwere ike ịtụle ịmepụta pipeline stages n'etiti IP iji mechie oge. Ị ga-ebu ụzọ mee mkpochapụ mkpụrụ osisi dị larịị iji chọpụta ụzọ ndị na-adaghachi ugboro ugboro, wee gbalịa idozi ha.
  NDỤMỌDỤ: - Ọnụego mmechi oge dị mma karịa mkpochapụ mkpụrụ osisi dị larịị ga-enwe ohere dị elu nke imechi oge nchịkọta oge.
  - Ọ bụrụ na ị na-ahụ ọdịda na-agbanwe agbanwe na mm_interconnect* (akụkụ nke Qsys gbakwunyere), wee mepee Sistemu na Qsys Interconnect. viewlee ma lelee mgbagwoju anya nke njikọ njikọ na-ada ada. Ị nwere ike ịgbakwunye pipelining flipflops na viewer ka melite oge. Ọ bụrụ na ị ka na-enweghị ike idozi nsogbu a, ị nwere ike imebi ụzọ mm_interconnect* dị oke mkpa site na ịgbakwunye Avalon pipeline bridges.
• N'oge nchịkọta ntọala, malite na LogicLock na mpaghara kernel nwere freeze_wrapper_inst|kernel_system_inst. Enweghị mmachi ndị ọzọ, Intel Quartus Prime nwere ike idowe ngwaike BSP n'efu na mpaghara mgbawa fọdụrụnụ. Jiri mkpọkọta ọnụ na mgbawa iji chọpụta nha na ọnọdụ nke ngwaike BSP, dị ka PCIe na DDR. Mgbe ahụ, dobe mpaghara kernel site na iji LogicLock ka ị na-ezere akụkụ ndị bụ isi nke ngwaike BSP.
  NDỤMỌDỤ: Ọ bụrụ na ezinụlọ mgbawa a na-eji dị ka ikpo okwu ntụaka ma ọ bụrụ na akụkụ BSP yitere, ọ nwere ike ịdị ngwa ịmalite na mpaghara LogicLock maka freeze_wrapper_inst|kernel_system_inst nke a na-ebufe na OpenCL ntụaka BSP wee rụọ ọrụ site na ọdịda.
• Ị nwere ike itinye mgbakwunye ndị a na BSP gị:
  - Ụlọ akụ ebe nchekwa: Ọ bụrụ na ị gbakwunyekwuo ụlọ akụ ebe nchekwa, ị ga-achọpụta ebe ụlọ akụ I/O ebe ọ bụ na ị nwere ike ịgbakwunye àkwà mmiri pipeline iji zute oge.
  - Ọwa I/O: Ị nwere ike ịgbakwunye ọwa I/O dị ka vidiyo, Ethernet, ma ọ bụ serial interface. Ọ bụrụ na ị gbakwunye ọwa I/O, ị ga-achọpụta ọnọdụ ụlọ akụ I/O ebe ọ bụ na ị nwere ike itinye mpaghara LogicLock ọhụrụ maka pipelining ma ọ bụrụ na oge mmechi siri ike.
  Ndụmọdụ: Ọ bụrụ na ịchọrọ ịgbakwunye àkwà mmiri pipeline (maka example, n'ihi nnukwu oge ịkwọ ụgbọ mmiri na-akpata ọdịda oge), wee tụlee ụzọ ị ga-esi na-ebugharị site na isi iyi ruo n'echiche mgbawa na mgbawa wee hapụ ụfọdụ oghere echekwara maka mpaghara kernel.
• Soro ntuziaka izugbe ndị a mgbe ị na-edobe mpaghara LogicLock maka kernel:
  - Gbalịa idowe kọlụm DSP niile na kernel_system ma ọ bụrụ na BSP chọrọ.
  - Gbalịa idobe akụrụngwa ndị ọzọ maka kernel_system.
  - Gbalịsie ike idobe ọnụọgụ ọkwa na mpaghara kernel ka ọ dịkarịa ala.
  Onu ogugu a na-egosi ọkwa nke agbakwunyere iji tinye akwa pipeline n'etiti ụlọ akụ PCIe na DDR.

Ọgụgụ 1. Mepee CL BSP Floorplan maka Intel Arria® 10 GX na mwepụta 17.0

Ntuziaka maka Oke ịrụ ọrụ kacha
Oge kacha arụ ọrụ (fmax) nke mkpụrụ ndụ na-enweta dabere na ọsọ FPGA ebe ọ bụ na ekwesịrị ịbuzi ọtụtụ IP. Agbanyeghị, enwere ike ịnwe ụfọdụ mfu fmax dabere na atụmatụ ala BSP. Maka example, na-abụkarị ọnụọgụ mbelata na mpaghara kernel nke BSP na-emetụta kernel fmax.
Dị ka e gosiri na foto a, iji nweta mkpụrụ kacha mma nke na-emepụta fmax kacha mma:

1. Mee mkpochapụ mkpụrụ na nchịkọta ntọala kama ịhọrọ mkpụrụ ntọala nke mbụ na-ezute oge.
2. Mee mkpokọta mbubata (site na iji kernel ole na ole sitere na example designs) na niile na-agafe isi mkpụrụ.
3. Gbakọọ nkezi fmax maka mkpụrụ ala niile.
4. Họrọ mkpụrụ ntọala nke na-ewepụta fmax kacha elu.
   Mkpụrụ ntọala nwere fmax kacha mma bụ ezigbo onye ndoro-ndoro maka ntọhapụ ya na BSP. Ọ bụrụ na ị kpebie ịgbaso ụzọ dị iche na usoro akwadoro, ị nwere ike ịhụ mgbanwe 5-10% na fmax nke usoro nchịkọta mbubata kernel.

Ọgụgụ 2. Ịmata Kachasị Mma Mkpụrụ Ntọala

• Iji ghọta ngwa ngwa kernel nwere ike ịgba ọsọ na-enweghị mgbochi atụmatụ ala:
  1. Mepụta mkpokọta kernel dị larịị wee hụ fmax.
  2. Mee mkpokọta mbubata n'otu kernel wee hụ fmax.
  3. Tulee nsonaazụ fmax.
  N'ihi mmachi nke atụmatụ ala, mbubata mkpọkọ fmax na-adị ala mgbe niile ka mkpọkọta fmax dị larịị. Iji zere mkpọtụ mkpụrụ, chịkọta kernel na mkpụrụ osisi ndị ọzọ wee tụlee nkezi fmax ka ị na-atụnyere nsonaazụ fmax.
• Ejila kernel fmax atụnyere mkpokọta ntọala na mkpokọta larịị ma ọ bụ mbubata. Ebumnuche elekere kernel na-adị jụụ n'oge nchịkọta ntọala, yabụ ị gaghị enweta nsonaazụ dị mma.
• Lelee elekere kernel ụzọ dị oke mkpa na mkpokọta ma ọ bụ mbubata. Ọ bụrụ na ụzọ dị oke egwu na-esi na kernel na-agafe na mpaghara static dị na mbara ala, gbanwee atụmatụ ala ma ọ bụ gbanye obere mkpụrụ osisi ọzọ iji zere ụzọ a dị oke egwu.

Ntuziaka maka ịtụle arụmọrụ ojiji akụrụngwa BSP

Nke dị elu pasentị ojiji akụrụngwatage, ka ojiji mpaghara dị mma na mpaghara static nke BSP gị. Pasent ojiji akụrụngwa dị elutage na-egosikwa na enwere ọtụtụ akụrụngwa maka mpaghara kernel.
Soro usoro ndị a dị n'okpuru iji gbakọọ pasentị iji akụrụngwa akụrụngwatagnke BSP gị:

1. Nweta ụkpụrụ maka akụrụngwa niile dị na FPGA site na top.fit.rpt ma ọ bụ base.fit.rpt dị n'okpuru ngalaba Statistics Nkebi nke akụkọ Fitter.
2. Wepụ uru maka "freeze_wrapper_inst|kernel_system_inst" (mpaghara kernel).

Ndụmọdụ:
Lekwasị anya n'ụkpụrụ nke modul mgbagha mgbagha (ALM) karịa na ụkpụrụ nke akụrụngwa ndị ọzọ. Gbaa mbọ hụ na pasentị eji akụrụngwa akụrụngwatage maka ALM dị nso na akwụkwọ ntụaka OpenCL BSP. Pasent dị elu nke ukwuutage maka ALM nwere ike ibute mkpọkọ, nke nwere ike ịbawanye oge nchikota yana webata mkpọkọ ụzọ n'ime kernel dị mgbagwoju anya. Agbanyeghị, ị nwere ike ịbawanye ma ọ bụ belata mpaghara mpaghara static, wee hụ oge nchịkọta na fmax.
Tebụlụ na-esote na-egosipụta ojiji akụrụngwa OpenCL BSP nke ngwaọrụ Arria ® 10 GX na ntọhapụ 17.0.

Tebụl 1.
Mepee CL BSP akụrụngwa akụrụngwa nke IntelArria 10 GX na mwepụta 17.0

	Mgbakọta dị	Edobere ya maka kernel	Dị maka BSP	BSP na-eji	0/0
Okwara	427200	393800	33400	23818.	71%
Na-edebanye aha	1708800	1575200	133600	38913	29%
M2OK	2713	2534	179	134	75%
DSP	1518	1518	0	0	N/A

Rịba ama na a na-eme atụmatụ ala ahụ n'ụzọ nke na mpaghara static agaghị enwe ihe mgbochi DSP ọ bụla.

Akụkọ ngbanwe akwụkwọ

Tebụl 2.
Akụkọ ndozigharị akwụkwọ nke Intel FPGA SDK maka Ntụzịaka nkwalite ngwungwu ihe nkwado OpenCL

Ụbọchị	Ụdị	Mgbanwe
Ọgọst-17		Ntọhapụ mbụ.

Version nke Ntanetị
Zipu nzaghachi
Nọmba ederede: 683312
AN-824
Ụdị: 2017.08.08
AN 824: Intel® FPGA SDK maka OpenCL™ Board
Ntuziaka Nkwado Ngwugwu Floorplan kacha mma

Akwụkwọ / akụrụngwa

intel AN 824 FPGA SDK maka OpenCL Board nkwado ngwugwu Floorplan [pdf] Ntuziaka onye ọrụ AN 824 FPGA SDK maka OpenCL Board Nkwado Ngwungwu Floorplan, AN 824, FPGA SDK maka OpenCL Board Nkwado ngwungwu Floorplan, OpenCL Board Nkwado ngwungwu Floorplan, Board Nkwado ngwungwu ala, Nkwado Ngwugwu Floorplan, Ngwungwu Floorplan, Floorplan.

Ntụaka

• Akwụkwọ ntuziaka onye ọrụ