AN 824 FPGA SDK rau OpenCL Board
Txhawb Pob Floorplan
Cov neeg siv phau ntawv qhia

 Intel® FPGA SDK rau OpenCL ™ Board Support Package Floorplan Optimization Guide
Intel/® FPGA SDK rau OpenCL™ Board Support Package (BSP) Floorplan Optimization Guide muab cov lus qhia hauv pem teb rau OpenCL) BSP. Nws kuj tseem muab kev taw qhia txog yuav ua li cas koj thiaj li tau txais cov noob hauv paus nrog qhov zoo tshaj plaws nruab nrab qhov siab tshaj plaws kev khiav hauj lwm zaus thiab ntsuas BSP cov peev txheej siv kev ua tau zoo.
Cov ntaub ntawv no xav tias koj paub txog OpenCL(2) cov ntsiab lus raws li tau piav qhia hauv OpenCL Specification version 1.0 los ntawm Khronos Group.

OpenCL BSP Compilation Flow
OpenCL BSP txhawb cov nram qab no hom compile flows:

• Flat compile [–bsp-flow flat]: Ua ib qho kev sib sau ua ke ntawm tag nrho cov qauv tsim (BSP nrog rau cov khoom tsim kho tshiab).
• Base compile [–bsp-flow base]: Ua ib qho piv txwv los ntawm kev siv LogicLock txwv los ntawm base.qsf file. Lub hom phiaj ntawm lub moos yog so kom BSP kho vajtse muaj kev ywj pheej ntau dua kom tau raws sijhawm. Base.qar database yog tsim los khaws BSP kho vajtse, uas yog thaj chaw zoo li qub.
• Ntshuam compile [ ]: Restores lub sij hawm kaw thaj tsam zoo li qub los ntawm base.qar database thiab compiles tsuas yog cov ntsiav tsim kho vajtse. Nws kuj tseem ua kom cov ntsiav moos lub hom phiaj kom tau txais qhov zoo tshaj plaws kernel siab tshaj plaws ua haujlwm zaus (fmax).

OpenCL BSP Floorplan Partition
OpenCL BSP floorplan feem ntau muab faib ua ob thaj chaw hauv qab no:

• Thaj chaw zoo li qub: Sawv cev rau thaj av uas muaj BSP ntsig txog kho vajtse uas tseem zoo li qub. Lub sijhawm kaw rau thaj av no thaum lub hauv paus muab tso ua ke. Feem ntau, lub hom phiaj yog kom txo qis cov peev txheej chip siv los ntawm cheeb tsam no kom kaw lub sijhawm.
• Kernel cheeb tsam: Sawv cev rau thaj tsam ib nrab ntawm kev teeb tsa (PR) uas tau tshwj tseg rau freeze_wrapper_inst|kernel_system_inst module, uas muaj cov kernel. Feem ntau, lub hom phiaj yog khaws cov peev txheej chip rau qhov siab tshaj plaws rau thaj av no.

1. Intel FPGA SDK rau OpenCL yog raws li kev tshaj tawm Khronos Specification, thiab tau dhau los ntawm Khronos Conformance Testing Process. Cov xwm txheej tam sim no tuaj yeem pom ntawm www.khronos.org/conformance.
2. OpenCL thiab OpenCL logo yog cov cim lag luam ntawm Apple Inc. thiab siv los ntawm kev tso cai los ntawm Khronos Group ™.

Intel Corporation. Txhua txoj cai. Intel, Intel logo, thiab lwm yam Intel cov cim yog cov cim lag luam ntawm Intel Corporation lossis nws cov koom haum. Intel lav kev ua tau zoo ntawm nws cov FPGA thiab cov khoom lag luam semiconductor rau cov kev qhia tshwj xeeb tam sim no raws li Intel tus qauv kev lees paub, tab sis muaj txoj cai los hloov cov khoom thiab cov kev pabcuam txhua lub sijhawm yam tsis muaj ntawv ceeb toom. Intel xav tias tsis muaj lub luag haujlwm lossis kev lav phib xaub uas tshwm sim los ntawm daim ntawv thov lossis siv cov ntaub ntawv, cov khoom lag luam, lossis cov kev pabcuam uas tau piav qhia hauv no tshwj tsis yog raws li tau pom zoo hauv kev sau ntawv los ntawm Intel. Intel cov neeg siv khoom tau qhia kom tau txais cov khoom siv tshwj xeeb tshaj tawm ua ntej tso siab rau cov ntaub ntawv tshaj tawm thiab ua ntej muab xaj rau cov khoom lossis cov kev pabcuam.
* Lwm lub npe thiab hom yuav raug lees paub raws li cov cuab yeej ntawm lwm tus.

Cov lus qhia rau OpenCL BSP Floorplanning

• Pib nrog kev sib sau ua ke kom nkag siab qhov twg tag nrho cov khoom tseem ceeb ntawm BSP tau muab tso rau ib txwm muaj (tshwj xeeb tshaj yog IP thaiv nrog I / O kev sib txuas xws li PCIe lossis DDR). Thaum tsim BSP, koj yuav tau xav txog kev tsim cov kav dej stages nyob nruab nrab ntawm IPs rau lub sijhawm kaw. Koj yuav tsum xub khiav ib lub tiaj ua ke cov noob cheb txhawm rau txheeb xyuas cov kev rov ua tsis tiav, thiab tom qab ntawd sim kho lawv.
  Tswv yim: - Lub sij hawm kaw zoo tshaj qhov sib sau ua ke cov noob cheb yuav muaj feem ntau dua ntawm kev kaw lub hauv paus sau lub sijhawm.
  - Yog tias koj pom qhov ua tsis tiav hauv mm_interconnect * (cov ntsiab lus ntxiv los ntawm Qsys), ces qhib qhov System nrog Qsys Interconnect viewer thiab saib xyuas qhov nyuaj ntawm kev sib tshuam tsis ua haujlwm. Koj tuaj yeem ntxiv pipelining flipflops rau hauv viewer los txhim kho lub sijhawm. Yog tias koj tseem tsis tuaj yeem hais txog qhov teeb meem, koj yuav tsum tau rhuav tshem mm_interconnect* txoj kev tseem ceeb los ntawm kev ntxiv Avalon pipeline txuas txuas.
• Thaum lub hauv paus muab tso ua ke, pib nrog LogicLock ntawm cheeb tsam kernel uas muaj freeze_wrapper_inst|kernel_system_inst. Tsis muaj lwm yam kev txwv, Intel Quartus Prime tuaj yeem tso BSP kho vajtse dawb hauv thaj tsam seem ntawm cov nti. Siv lub tiaj compile thiab chip planner los txheeb xyuas qhov loj thiab qhov chaw ntawm BSP kho vajtse, xws li PCIe thiab DDR. Tom qab ntawd, khaws thaj tsam ntawm cov ntsiav los ntawm kev siv LogicLock thaum zam cov chaw tseem ceeb ntawm BSP kho vajtse.
  Tswv yim: Yog tias tsev neeg nti siv zoo ib yam li lub platform siv thiab yog BSP cov khoom zoo sib xws, nws yuav sai dua pib nrog LogicLock thaj tsam rau freeze_wrapper_inst|kernel_system_inst uas xa nrog OpenCL siv BSP thiab ua haujlwm los ntawm kev ua tsis tiav.
• Koj tuaj yeem ntxiv cov khoom nram qab no ntxiv rau koj BSP:
  - Cov tsev txhab nyiaj nco: Yog tias koj ntxiv cov txhab nyiaj nco ntxiv, koj yuav tsum txheeb xyuas qhov chaw I/O lub txhab nyiaj vim koj yuav xav tau ntxiv cov kav xa dej kom tau raws sijhawm.
  - I/O channels: Koj tuaj yeem ntxiv I/O channel xws li video, Ethernet, lossis serial interface. Yog tias koj ntxiv I / O channels, koj yuav tsum txheeb xyuas qhov chaw I / O lub txhab nyiaj vim tias koj yuav xav tau siv cov cheeb tsam LogicLock tshiab rau cov kav dej yog tias kaw lub sijhawm nyuaj.
  Tswv yim: Yog tias koj xav tau ntxiv cov kav dej txuas txuas (example, vim muaj kev ncua sij hawm loj ua rau lub sijhawm tsis ua haujlwm), tom qab ntawd xav txog qhov kev ncua deb ntawm qhov chaw mus rau qhov chaw mus rau qhov chaw logic hauv lub nti thiab tso qee qhov chaw tshwj tseg rau thaj tsam kernel.
• Ua raws li cov lus qhia dav dav no thaum khaws cov cheeb tsam LogicLock rau cov ntsiav:
  - Sim tso tag nrho DSP kab hauv kernel_system tshwj tsis yog xav tau los ntawm BSP.
  - Sim khaws cov peev txheej ntxiv rau kernel_system.
  - Sim ua kom tus lej ntawm cov ntawv sau hauv cheeb tsam kernel kom tsawg.
  Cov duab hauv qab no qhia txog ib qho kev txiav txim siab uas tau ntxiv rau qhov chaw txuas txuas ntawm PCIe thiab DDR bank.

Daim duab 1. OpenCL BSP Floorplan rau Intel Arria® 10 GX hauv 17.0 Tso Tawm

Cov lus qhia rau kev ua haujlwm siab tshaj plaws
Kev ua haujlwm siab tshaj plaws (fmax) ua tiav los ntawm cov ntsiav feem ntau nyob ntawm FPGA ceev vim tias feem ntau ntawm IPs yuav tsum tau ua kom zoo dua. Txawm li cas los xij, tej zaum yuav muaj qee qhov fmax poob nyob ntawm BSP floorplan. Rau example, feem ntau yog tus naj npawb ntawm kev txiav tawm hauv cheeb tsam kernel ntawm BSP cuam tshuam rau kernel fmax.
Raws li tau piav qhia hauv daim duab hauv qab no, kom tau txais cov noob zoo tshaj plaws uas ua rau qhov zoo tshaj plaws nruab nrab fmax:

1. Ua ib lub noob cheb ntawm lub hauv paus muab tso ua ke es tsis txhob xaiv thawj lub hauv paus cov noob uas ua tau raws li lub sijhawm.
2. Ua ntshuam tso ua ke (los ntawm kev siv ob peb kernels los ntawm example designs) ntawm tag nrho cov hla dhau cov noob.
3. Muab xam qhov nruab nrab fmax rau tag nrho cov noob hauv paus.
4. Xaiv lub hauv paus noob uas yields qhov siab tshaj plaws nruab nrab fmax.
   Lub hauv paus cov noob nrog qhov zoo tshaj plaws nruab nrab fmax yog tus neeg sib tw zoo rau kev tso tawm nrog BSP. Yog tias koj txiav txim siab ua raws li txoj hauv kev sib txawv dua li cov kauj ruam tau pom zoo, koj tuaj yeem pom 5-10% kev hloov pauv hauv fmax ntawm cov txheej txheem kernel ntshuam tso ua ke.

Daim duab 2. Kev txheeb xyuas cov noob zoo tshaj plaws

• Txhawm rau nkag siab sai npaum li cas cov kernel tuaj yeem khiav yam tsis muaj kev txwv hauv pem teb:
  1. Ua ib qho kev sib sau ua ke ntawm cov ntsiav thiab saib cov fmax.
  2. Ua ib qho kev sib sau ua ke ntawm tib lub ntsiav thiab saib fmax.
  3. Sib piv cov txiaj ntsig fmax.
  Vim yog cov kev txwv hauv pem teb, ntshuam compile fmax yog ib txwm qis dua ca compile fmax. Txhawm rau kom tsis txhob muaj suab nrov, suav cov ntsiav nrog ntau lub hauv paus cov noob thiab xav txog qhov nruab nrab fmax thaum sib piv cov txiaj ntsig fmax.
• Tsis txhob sib piv kernel fmax los ntawm lub hauv paus muab tso ua ke nrog lub tiaj tus lossis ib qho kev tso ua ke. Kernel moos lub hom phiaj yog so thaum lub hauv paus muab tso ua ke thiab yog li, koj yuav tsis tau txais txiaj ntsig zoo.
• Saib xyuas lub moos tseem ceeb hauv lub hauv paus lossis kev suav sau ua ke. Yog tias txoj kev tseem ceeb hla dhau ntawm cov ntsiav mus rau thaj tsam zoo li qub hauv cov phiaj xwm hauv pem teb, hloov cov phiaj xwm hauv pem teb lossis khiav ob peb lub hauv paus cov noob kom tsis txhob muaj txoj hauv kev tseem ceeb no.

Cov Lus Qhia rau Kev Ntsuas BSP Kev Siv Khoom Siv Ua Haujlwm Zoo

Qhov siab dua qhov kev siv peev txheej percentage, qhov zoo dua qhov kev siv hauv cheeb tsam zoo li qub ntawm koj BSP. Kev siv nyiaj ntau percentage kuj txhais tau hais tias muaj peev txheej ntau ntxiv rau thaj av kernel.
Ua raws li cov kauj ruam hauv qab no los xam cov peev txheej siv percentage ntawm koj BSP:

1. Tau txais txiaj ntsig rau tag nrho cov peev txheej hauv FPGA los ntawm top.fit.rpt lossis base.fit.rpt muaj nyob rau hauv Tshooj Cai Txheeb cais ntawm Fitter daim ntawv qhia.
2. Txiav tus nqi rau "freeze_wrapper_inst|kernel_system_inst" (kernel cheeb tsam).

Tswv yim:
Tsom ntsoov rau qhov tseem ceeb ntawm adaptive logic module (ALM) dua li qhov tseem ceeb ntawm lwm cov peev txheej. Xyuas kom meej tias kev siv cov peev txheej percentage rau ALM yog ze rau OpenCL siv BSP. Ib tug heev percentage rau ALM tej zaum yuav ua rau congestion, uas yuav ua rau kom lub sij hawm compilation thiab qhia routing congestion nyob rau hauv complex kernels. Txawm li cas los xij, koj tuaj yeem nce lossis txo cov cheeb tsam zoo li qub, thiab saib xyuas lub sijhawm sib sau thiab fmax.
Cov lus hauv qab no qhia txog OpenCL BSP kev siv peev txheej ntawm Arria ® 10 GX li hauv 17.0 tso tawm.

Table 1.
OpenCL BSP Kev Siv Khoom Siv ntawm IntelArria 10 GX li hauv 17.0 Tso Tawm

	Muaj tag nrho	Khaws rau Kernel	Muaj rau BSP	Siv los ntawm BSP	0/0
ALM	427200	393800	33400	23818.	71.%%
Sau npe	1708800	1575200	133600	38913	29.%%
M2 OK	2713	2534	179	134	75.%%
DSP	1518	1518	0	0	N/A

Saib xyuas tias kev npaj hauv pem teb raug ua tiav hauv txoj hauv kev uas thaj chaw zoo li qub yuav tsis muaj DSP thaiv.

Cov ntaub ntawv kho dua tshiab

Table 2.
Cov ntaub ntawv kho dua keeb kwm ntawm Intel FPGA SDK rau OpenCL Board Support Package Floorplan Optimization Guide

Hnub tim	Version	Hloov
Lub yim hli ntuj-17		Kev tso tawm thawj zaug.

Online Version
Xa lus tawm tswv yim
PIB: 683312
TSI-824
Version: 2017.08.08
AN 824: Intel® FPGA SDK rau OpenCL™ Board
Txhawb Pob Floorplan Optimization Guide

Cov ntaub ntawv / Cov ntaub ntawv

intel AN 824 FPGA SDK rau OpenCL Board Support Package Floorplan [ua pdf] Cov neeg siv phau ntawv qhia AN 824 FPGA SDK rau OpenCL Board Support Package Floorplan, AN 824, FPGA SDK rau OpenCL Board Support Pob Floorplan, OpenCL Board Support Pob Floorplan, Board Support Pob Floorplan, Txhawb Pob Floorplan, Pob Floorplan, Floorplan

Cov ntaub ntawv

• Cov neeg siv phau ntawv