MICROCHIP-LOGO

MICROCHIP v2.3 Gen 2 Mai Kula da Na'urar

MICROCHIP-v2-3-Gen-2-Na'ura-Mai sarrafa-samfurin

Gabatarwa

Yi Tambaya

Ana amfani da wannan CoreRxIODBitAlign na horarwa na gabaɗaya IP a cikin toshe gearing na IO a cikin hanyar Rx don Bit Alignment mai zaman kanta daga bayanan ko ƙa'idar da ake amfani da ita. CoreRxIODBitAlign yana ba ku damar daidaita jinkiri a cikin hanyar bayanai dangane da hanyar agogo.

CoreRxIODBitTaƙaice

Core Sigar Wannan takaddar ta shafi CoreRxIODBitAlign v2.3
Na'urar Tallafi CoreRxIODBitAlig yana tallafawa iyalai masu zuwa:
Iyalai • PolarFire® SoC
  • Wuta ta Polar
  Lura: Don ƙarin bayani, ziyarci samfurin page
Gudun Kayan Aikin Goyon baya Yana buƙatar Libero® SoC v12.0 ko daga baya sakewa
Hanyoyin sadarwa masu goyan baya
Yin lasisi CoreRxIODBitAlign baya buƙatar lasisi
Umarnin Shigarwa CoreRxIODBitAlig dole ne a shigar da shi zuwa IP Catalog na software na Libero SoC ta atomatik, ta hanyar aikin sabunta Catalog na IP a cikin software na Libero SoC, ko kuma an zazzage shi da hannu daga kundin. Da zarar an shigar da ainihin IP a cikin software na Libero SoC IP Catalog, an saita shi, ƙirƙira, kuma a nan take a cikin SmartDesign don haɗawa cikin aikin Libero.
Amfani da Na'ura da

Ayyuka

An jera taƙaitaccen bayanin amfani da aikin CoreRxIODBitAlig a cikin 8. Amfani da Na'ura da Pertsari

CoreRxIODBitTsarin Canja Bayanin Log

Wannan sashe yana ba da cikakken bayaniview na sabbin abubuwan da aka haɗa, farawa da mafi kwanan nan. Don ƙarin bayani game da matsalolin da aka warware, duba sashin 7. Abubuwan da aka warware.

CoreRxIODBitAlig v2.3 Menene Sabo                   • An sabunta don tsarin horo na tushen MIPI
CoreRxIODBitAlig v2.2 Me ke faruwa        • Ƙara Idon Hagu da Dama Matsa yana jinkirta bayanai a cikin babban tsarin

Siffofin

Yi Tambaya

CoreRxIODBitAlig yana da fasali masu zuwa:

  • Yana goyan bayan Daidaita Bit tare da Faɗin Ido daban-daban 1-7
  • Yana goyan bayan Yanayin Fabric Double Data Rate (DDR) daban-daban 2/4/3p5/5
  • Yana goyan bayan Tsarin Tsallakewa da Sake farawa/Riƙe
  • Yana goyan bayan horarwar Interface Mai sarrafa Masana'antu ta Wayar hannu (MIPI) ta hanyar siginar LP Fara Firam
  • Yana goyan bayan jinkirin Matsa 256 don daidaitawa Bit

Bayanin Aiki

Yi Tambaya

CoreRxIODBit Daidaita tare da Rx IOD Interface

Yi Tambaya

Hoton da ke gaba yana nuna babban matakin toshe zane na CoreRxIODBitAlign.MICROCHIP-v2-3-Gen-2-Mai kula da Na'ura-FIG-1

  • Bayanin yana nufin CoreRxIODBitAlign mai goyan bayan PolarFire® da na'urorin PolarFire SoC.
  • CoreRxIODBitAlign yana yin horo kuma yana da alhakin haɗa na'urorin IO Digital (IOD) da IO Gearing (IOG) don tallafawa azaman tushen ƙarfi tare da daidaita jinkiri don ɗaukar bayanan daidai.
  • An bayyana cikakken tsarin tsarin horarwa a cikin sashin 5. Tsarin lokaci.
  • CoreRxIODBitAlig yana goyan bayan ƙara ko cire jinkiri daga hanyar bayanai dangane da hanyar agogo. Anan RX_DDRX_DYN Interface yana ba da iko ga CoreRxIODBitAlign don yin horon gefen agogo-zuwa-bayanai ta ƙara jinkirin famfo zuwa sama. CoreRxIODBitAlig, bi da bi don sake sakeview (na kowane ƙarin jinkirin famfo), yana adana tutocin matsayin martani daga RX_DDRX_DYN Interface.
  • CoreRxIODBitAlign yana ci gaba da horarwa don kowane ƙarar famfo har sai RX_DDRX_DYN Interface ya kai ga yanayin da ba ya da iyaka.
  • A ƙarshe, CoreRxIODBitAlig yana share cikakkun tutocin matsayin martani. Wannan matakin yana haɓakawa da ƙididdige ɗan daidaitawar bayanan zuwa zama 90 a tsakiya daga gefuna na agogo.
  • Ana ɗora jinkirin ƙididdige ƙididdiga na ƙarshe a cikin Interface RX_DDRX_DYN don kammala horon daidaitawa.
  • Siffofin da wannan CoreRxIODBitAlig ke goyan bayan an jera su dalla-dalla kamar haka.

Tsarin Sake Horarwa Mai Tsaru

Yi Tambaya

  • CoreRxIODBitAlign yana ci gaba da sa ido kan tutocin Matsayin Sake-sake (IOD_EARLY/IOD_LATE) kuma yana bincika idan tutocin suna jujjuyawa.
  • Da farko IP ɗin yana daidaita taps ɗin da aka lissafta a baya ta +/- 4 tap a sama ko ƙasa. Ko da a lokacin, idan tutocin suna jujjuya, IP ta sake haifar da horon kuma.MICROCHIP-v2-3-Gen-2-Mai kula da Na'ura-FIG-2

Rike Mechanism (Yi Tambaya)

  • Ana amfani da wannan fasalin lokacin da horarwar ke buƙatar kasancewa a kan Riƙe jihar. BIT_ALGN_HOLD shigarwar ce mai ƙarfi-mataki mai ƙarfi kuma dole ne a tabbatar da cewa ta riƙe kuma a cire tabbaci don ci gaba da horarwa.
  • Dole ne a saita ma'aunin HOLD_TRNG zuwa 1 a cikin mahaɗa don kunna wannan fasalin. An saita wannan siga zuwa 0 ta tsohuwa.

Sake kunna injina (Yi Tambaya)

  • Ana amfani da wannan fasalin don sake farawa horo. Don sake farawa horon, dole ne a tabbatar da shigarwar BIT_ALGN_RSTRT don Serial Clock (SCLK).
  • Wannan yana fara sake saitin IP mai laushi, wanda ke sake saita BIT_ALGN_DONE zuwa 0 da BIT_ALGN_START zuwa 1.

Tsallake Injiniya (Yi Tambaya)

  • Ana amfani da wannan fasalin lokacin da ba a buƙatar horo, kuma ana iya ƙetare cikakken horo. BIT_ALGN_SKIP yana aiki ne bisa tushen shigarwa kuma dole ne a tabbatar da shi don tsallake cikakken horo.
  • Dole ne a saita ma'aunin SKIP_TRNG zuwa 1 a cikin mahaɗa don kunna wannan fasalin. An saita wannan siga zuwa 0 ta tsohuwa.

Tsarin Horarwa na tushen MIPI (Yi Tambaya)

  • Dole ne a saita ma'aunin MIPI_TRNG zuwa 1 a cikin mahaɗa don kunna wannan fasalin. Idan an saita, to ana ƙara tashar shigarwar LP_IN zuwa CoreRxIODBitAlign.
  • IP ɗin yana gano ƙarshen faɗuwar tashar shigarwar LP_IN, wanda ke nuna ingantaccen farkon firam don fara horo.

Ma'auni na CoreRxIODBitAlign da Siginonin Sadarwa

Yi Tambaya

Ma'aunin Kanfigareshan GUI (Yi Tambaya)

Babu sigogin daidaitawa don wannan ainihin sakin.

Tashoshi (Yi Tambaya)

Tebur mai zuwa yana lissafin shigarwar da siginonin fitarwa da aka yi amfani da su a ƙirar CoreRxIODBitAlig.

Tebur 3-1. Sigina na shigarwa da fitarwa

Sigina Hanyar Faɗin tashar jiragen ruwa (bits) Bayani
Agogo kuma Sake saiti
SILK Shigarwa 1 Agogon masana'anta
PLL_LOCK Shigarwa 1 Kulle PLL
Sake saitin Shigarwa 1 Sake saitin asynchronous mara ƙarancin aiki
Bas ɗin bayanai da Sarrafa
IOD_EARLY Shigarwa 1 Data duban ido tuta da wuri
IOD_LATE Shigarwa 1 Data ido duba marigayi tuta
IOD_ OOR Shigarwa 1 Tutar ido na bayanan da ba ta da iyaka don layin jinkiri
BIT_ALGN_EYE_IN Shigarwa 3 Mai amfani yana saita faɗin duban ido na bayanai
BIT_ALGN_RSTRT Shigarwa 1 Bit Align Training Sake farawa (Tabbas na tushen bugun jini) 1- Sake farawa horo 0-Babu Horon da aka Sake farawa
BIT_ALGN_CLR_FLGS Fitowa 1 Share Tutocin Farko ko Marigayi
BIT_ALGN_LOAD Fitowa 1 Load tsoho
BIT_ALGN_DIR Fitowa 1 Jinkirta layi sama ko ƙasa 1 - Sama (ƙara 1 taɓawa) 0 - ƙasa (raguwa 1 famfo)
BIT_ALGN_MOVE Fitowa 1 Ƙara jinkirin motsin bugun jini
BIT_ALIGN_SKIP Shigarwa 1 Bit Align skip horo (tabbacin tushen matakin)

1- Tsallake horon kuma yana aiki ne kawai lokacin da aka saita ma'aunin SKIP_TRNG zuwa 1

0- Dole ne horo ya ci gaba kamar yadda aka saba

BIT_ALIGN_HOLD Shigarwa 1 Riƙe horon Bit Align (tabbacin tushen matakin)

1 — Riƙe horon kuma yana aiki ne kawai lokacin da aka saita ma'aunin HOLD_TRNG zuwa 1

0- Dole ne horo ya ci gaba kamar yadda aka saba

BIT_ALIGN_ERR Fitowa 1 Kuskuren horarwa Bit Daidaita (Tabbas na tushen matakin) 1- Kuskure 0 - Babu Kuskure
BIT_ALGN_START Fitowa 1 Bit Align fara horo (Tabbas na tushen matakin) 1- An fara 0 - Ba a fara ba
BIT_ALGN_DONE Fitowa 1 An yi horon Bit Align (Shaidar tushen matakin) 1- An kammala 0- Ba a kammala ba
Sigina Hanyar Faɗin tashar jiragen ruwa (bits) Bayani
LP_IN Shigarwa 1 Horon firam na tushen MIPI (tabbacin tushen matakin)

1- Active-Low sigina dole ne ya tabbatar da ƙasa don nuna farkon firam kuma dole ne kayan zaki kawai a ƙarshen firam.

0- Dole ne horo ya ci gaba kamar yadda aka saba kuma dole ne a ɗaure wannan siginar ƙasa a ciki.

DEM_BIT_ALGN_TAPDLY Fitowa 8 An ƙididdige jinkirin TAP kuma yana aiki da zarar an saita BIT_ALGN_DONE mai girma ta IP.
RX_BIT_ALIGN_LEFT_WIN Fitowa 8 Hagu Data duba ƙimar

Lura: Ma'aunin yana aiki ne kawai lokacin da aka saita fitowar BIT_ALGN_DONE zuwa 1 sannan aka saita fitowar BIT_ALGN_START zuwa 0. Idan an saita siga SKIP_TRNG to zai dawo 0.

RX_BIT_ALIGN_RGHT_WIN Fitowa 8 Dama Data Ido darajar duba

Lura: Ma'aunin yana aiki ne kawai lokacin da aka saita fitowar BIT_ALGN_DONE zuwa 1 sannan aka saita fitowar BIT_ALGN_START zuwa 0. Idan an saita siga SKIP_TRNG to zai dawo 0.

Aiwatar da CoreRxIODBitAlig in Libero Design Suite

Yi Tambaya

SmartDesign (Yi Tambaya)

  • An riga an shigar da CoreRxIODBitAlig a cikin yanayin ƙirar ƙirar IP na SmartDesign. Hoto na gaba yana nuna tsohonampCoreRxIODBitAlign nan take.
  • An saita ainihin ainihin ta amfani da taga mai daidaitawa a cikin SmartDesign, kamar yadda aka nuna a hoto 4-2.
  • Don ƙarin bayani kan amfani da SmartDesign don tatsawa da samar da ƙira, duba Jagorar Mai Amfani SmartDesign.MICROCHIP-v2-3-Gen-2-Mai kula da Na'ura-FIG-3

Yana daidaita CoreRxIODBitAlig a cikin SmartDesign (Yi Tambaya)

  • An saita ainihin ainihin ta amfani da GUI na daidaitawa a cikin SmartDesign kamar yadda aka nuna a cikin adadi mai zuwa.MICROCHIP-v2-3-Gen-2-Mai kula da Na'ura-FIG-4

Gudun Simulators (Yi Tambaya)

  • Testbench na mai amfani na CoreRxIODBitAlig an haɗa shi cikin duk abubuwan da aka saki.
  • Don gudanar da simulations, yi mataki mai zuwa: zaɓi Mai amfani Testbench kwarara a cikin SmartDesign, sa'an nan kuma danna Ajiye da Ƙirƙira a kan Samar da ayyuka.
  • An zaɓi benci mai amfani ta hanyar ainihin GUI Kanfigareshan benci. Lokacin da SmartDesign ya haifar da aikin Libero® SoC, yana shigar da benci na mai amfani files.
  • Don gudanar da gwajin benci na mai amfani, saita tushen ƙira zuwa CoreRxIODBitAlign instantiation a cikin babban darasi na ƙirar Libero SoC, sannan danna Simulation a cikin taga Flow ɗin Zane na Libero SoC.
  • Wannan yana kiran ModelSim® kuma yana gudanar da simintin ta atomatik.
  • Adadi na gaba yana nuna tsohonample na simulation subsystem. Yana amfani da bangaren IOG_IOD DDRX4 da DDTX4 a cikin yanayin madauki tare da CoreRxIODBitAlign don kwaikwayo.
  • Anan, bayanan PRBS da DDTX4 ke watsawa ana watsa su a jere zuwa DDRX4 kuma a ƙarshe, ana amfani da mai duba PRBS don bincika amincin bayanan bayan an kammala horo.MICROCHIP-v2-3-Gen-2-Mai kula da Na'ura-FIG-5

Haɗin kai a cikin Libero SoC (Yi Tambaya)

  • Don gudanar da kira tare da saitin da aka zaɓa a cikin GUI na daidaitawa, saita tushen ƙira yadda ya kamata. Ƙarƙashin Ƙirƙirar Aiwatarwa, a cikin Zane-zanen Zane-zane, danna-dama akan Synthesize kuma danna Run.

Wuri da Hanya a cikin Libero SoC (Yi Tambaya)

  • Bayan saita tushen ƙira yadda ya kamata kuma kunna Synthesis. Ƙarƙashin Ƙirƙirar Aiwatarwa a cikin Zane-zane na Zane-zane, danna-dama kan Wuri da Hanya, kuma danna Run.

Haɗin tsarin (Yi Tambaya)

  • Wannan sashe yana nuni don sauƙaƙe haɗin haɗin CoreRxIODBitAlig.
  • Rx/Tx IOG da aka yi amfani da shi yana goyan bayan shigar da yawa da yanayin fitarwa. Waɗannan bayanai da ƙimar agogo na iya zama a hankali kuma a wasu lokuta cikin sauri, dangane da yanayin siliki na ƙarshe.
  • Tebur mai zuwa yana lissafin bayanai da ƙimar agogo.

Tebur 4-1. Data da Clock Rate

Yanayin IOG Hanyar Gear Ratio Matsakaicin ƙimar Bayanan IO da ake tsammani IO Agogo Rate Core Agogo Rate Nau'in Bayanai
DDRX4 Shigarwa 8:1 1600 Mbps 800 MHz 200 MHz DDR

Adadi na gaba yana nuna tsohonampna CoreRXIODBitAlign subsystem hadewa.MICROCHIP-v2-3-Gen-2-Mai kula da Na'ura-FIG-6

  • Tsarin da ya gabata yana amfani da IOG_IOD bangaren DDRX4 da DDTX4 a cikin yanayin Loopback tare da CoreRxIODBitAlign don kwaikwayo. Anan, IOG_IOD_DDRTX4_0 ne ke watsa bayanan PRBS da aka samar, a jere zuwa IOG_IOD_DDRX4_PF_0.
  • CoreRxIODBitAlign yana yin horon (BIT_ALIGN_START saita zuwa 1, BIT_ALIGN_DONE saita zuwa 0) tare da bangaren IOG_IOD_DDRX4_PF_0, kuma a ƙarshe, da zarar an gama horo (BIT_ALIGN_START saita zuwa 0, BIT_ALIGN_DONE saita zuwa 1).

Testbench (Yi Tambaya)

  • Ana amfani da haɗe-haɗen testbench don tantancewa da gwada CoreRxIODBitAlig kirar mai amfani testbench.

Testbench mai amfani (Yi Tambaya)

  • An haɗa benci na mai amfani tare da sakin CoreRxIODBitAlig wanda ke tabbatar da ƴan fasalulluka na CoreRxIODBitAlign. Hoto mai zuwa yana nuna gwajin benci na mai amfani na CoreRxIODBitAlig.MICROCHIP-v2-3-Gen-2-Mai kula da Na'ura-FIG-7
  • Kamar yadda aka nuna a cikin adadi na baya, benci na mai amfani ya ƙunshi Microchip DirectCore CoreRxIODBitAlign DUT, PRBS_GEN, PRBS_CHK, CCC, IOG_IOD_TX, da IOG_IOD_RX don tabbatarwa a yanayin Loopback.
  • Agogon Conditioning Circuit (CCC) tana tafiyar da CORE_CLK da IO_CLK lokacin da agogon ya tsaya.
  • PRBS_GEN yana fitar da bayanan layi ɗaya zuwa IOG_IOD_TX, sannan IOG_ID_RX yana karɓar bayanan serial a layi daya.
  • CoreRxIODBitAlign DUT yana yin horo tare da sigina IOD_CTRL. Da zarar an kammala horon, an kunna toshe PRBS_CHK don duba bayanai daga toshewar IOG_IOD_RX don amincin bayanan.
  • MICROCHIP-v2-3-Gen-2-Mai kula da Na'ura-FIG-9Muhimmi: Testbench mai amfani yana goyan bayan tsayayyen tsari kawai.

Jadawalin lokaci

(Yi Tambaya)

  • Wannan sashe yana bayyana zanen lokaci na CoreRxIODBitAlign.

CoreRxIODBitTsarin Tsarin Tsarin KoyarwaYi Tambaya)

  • Tsarin lokaci mai zuwa shine tsohonample na jerin horo tare da sigogi masu zuwa.MICROCHIP-v2-3-Gen-2-Mai kula da Na'ura-FIG-8
  • CoreRxIODBitAlign yana aiki bisa agogon Fabric ko SCLK, ko OUT2_FABCLK_* daga bangaren CCC ko PLL, da kuma PF_IOD_GENERIC_RX IOD bangaren da aka yi amfani da shi bisa OUT*_HS_IO_CLK_* ko Agogon banki ko BCLK don daidaita bit. Anan, sashin PF_IOD_GENERIC_RX IOD yana karɓar bayanan serial don daidaitawa bit. Don misaliampko, idan adadin bayanan da ake buƙata shine 1000 Mbps a yanayin DDRx4, to dole ne a fitar da OUT2_FABCLK_0 ko SCLK daga bangaren PLL ko CCC azaman 125 MHz da OUT0_HS_IO_CLK_0 ko BCLK zuwa PF_IOD_GENERIC_RX dole ne ya zama 500 MHz.
  • CoreRxIODBitAlign yana fara horon da zarar PLL_LOCK ya tsaya tsayin daka kuma yana da ƙarfi. Sai a fara horo ta hanyar tuƙi BIT_ALGN_START mai girma da BIT_ALGN_DONE a ƙasa sannan a fitar da fitarwa BIT_ALGN_LOAD don loda tsoffin saitunan a cikin PF_IOD_GENERIC_RX. Ana amfani da BIT_ALGN_CLR_FLGS don share tutocin IOD_EARLY, IOD_LATE, da BIT_ALGN_OOR.
  • CoreRxIODBitAlign yana ci gaba da BIT_ALGN_MOVE sannan BIT_ALGN_CLR_FLGS ke biyowa ga kowane TAP kuma yana yin rikodin IOD_EARLY da IOD_LATE tutoci. Da zarar an saita BIT_ALGN_OOR mai girma ta bangaren PF_IOD_GENERIC_RX, CoreRxIODBitAlign yana share tutocin da aka yi rikodi na FARKO da LATE kuma ya nemo madaidaitan Tutocin Farko da Late don ƙididdige jinkirin TAP da ake buƙata don daidaitawar agogo da bit data.
  • CoreRxIODBitAlign yana ɗaukar jinkirin TAP da aka ƙididdigewa kuma yana fitar da BIT_ALGN_START ƙasa da BIT_ALGN_DONE babba don nuna an kammala horon.
  • CoreRxIODBitAlign yana ci gaba da Sake horarwa sosai idan ya gano IOD_EARLY mai hayaniya ko IOD_LATE ikirarin amsa daga bangaren PF_IOD_GENERIC_RX. Anan, an sake saita BIT_ALGN_DONE kuma an yi ƙasa da ƙasa kuma BIT_ALGN_START CoreRxIODBitAlign ya sake tura shi sama don nuna sake farawa horo. Ma'aunin lokacin fita lokacin da ya kai yanayin ƙarewa, yana tabbatar da BIT_ALGN_ERR a ƙarshen horon.
  • CoreRxIODBitAlig kuma yana ba da tsarin sake farawa don mai amfani na ƙarshe don sake farawa horo a duk lokacin da ake buƙata. Shigarwar BIT_ALGN_RSTRT tana aiki ne-dole ne a fitar da bugun jini mai girma, misaliample, takwas clocks.
  • Anan an sake saita BIT_ALGN_DONE kuma an yi ƙasa da ƙasa, kuma BIT_ALGN_START CoreRxIODBitAlign ya sake motsa shi, don nuna sabon fara horo.
  • CoreRxIODBitAlig kuma yana ba da tsarin riƙewa don riƙe horo a tsakiya. Anan dole ne a saita ma'aunin HOLD_TRNG zuwa 1, sannan CoreRxIODBitAlig yana amfani da shigarwar BIT_ALGN_HOLD kuma dole ne ya tabbatar da babban matakin aiki har sai ya buƙaci CoreRxIODBitAlign ya riƙe horon sannan ya ci gaba da horarwa da zarar shigar da BIT_ALGN_HOLD ya ragu.

Ƙarin Nassoshi

(Yi Tambaya)

Abubuwan da aka sani da Matsaloli (Yi Tambaya)

  • Babu sanannun iyakoki ko hanyoyin aiki a cikin CoreRxIODBitAlign v2.3.

Abubuwan da aka Kashe da Na'urori (Yi Tambaya)

  • Babu fasalolin da na'urori da aka dakatar a cikin CoreRxIODBitAlign v2.3.

Abubuwan da aka warware

(Yi Tambaya)

  • Tebur mai zuwa yana lissafin duk abubuwan da aka warware don fitowar CoreRxIODbitAlig iri-iri.

Table 7-1. Abubuwan da aka warware

Saki Bayani
2.3 Babu wasu batutuwan da aka warware a cikin wannan sakin v2.3
2.2 Babu wasu batutuwan da aka warware a cikin wannan sakin v2.2
1.0 Sakin Farko

Amfani da Na'ura da Ayyuka

(Yi Tambaya)

Ana aiwatar da macro na CoreRxIODBitAlign a cikin iyalai da aka jera a cikin tebur mai zuwa.

Table 8-1. Amfani da Na'ura da Ayyuka

Na'ura Cikakkun bayanai Farashin FPGA Albarkatu Ayyuka (MHz)
Iyali Na'ura DFF LUTs Hankali Abubuwa SILK
PolarFire® Saukewa: MPF300TS 788 1004 1432 261
PolarFire SoC Saukewa: MPF250TS 788 1004 1416 240
  • MICROCHIP-v2-3-Gen-2-Mai kula da Na'ura-FIG-9Muhimmi: The Ana samun bayanai a teburin da ya gabata ta amfani da Libero® SoC v2023.2.
  • Ana samun bayanan da ke cikin tebur ɗin da ya gabata ta amfani da tsarin haɗawa na yau da kullun da saitunan shimfidawa.
  • An gyaggyara madaidaitan madaidaitan matakan GUI masu zuwa daga tsoffin ƙimar su.
  • Waɗannan su ne tsoffin ƙimar:
    • SKIP_TRNG = 1
    • HOLD_TRNG = 1
    • MIPI_TRNG = 1
    • DEM_TAP_WAIT_CNT_WIDTH = 3
  • Abubuwan da ke biyo baya sune iyakokin agogon da ake amfani da su don cimma lambobin aiki:
    • SCLK = 200 MHz
    • Saurin Sauri = -1
  • Ana ƙididdige abin da ake samarwa kamar haka: (Bit nisa/Yawan zagayowar) × ƙimar agogo (Ayyuka).

Tarihin Bita

(Yi Tambaya)

Tarihin bita ya bayyana canje-canjen da aka aiwatar a cikin takaddar. Canje-canjen an jera su ta bita, farawa da mafi kyawun ɗaba'ar.

Table 9-1. Tarihin Bita

Bita Kwanan wata Bayani
B 02/2024 Mai zuwa shine jerin canje-canje a cikin bita na B na takaddar:

• An sabunta don CoreRxIODBitAlign v2.3

• Ƙara Canja bayanin log a sashin Gabatarwa

• Sabuntawa 8. Sashin Amfani da Na'urar Aiki

• Ƙara 7. Sashen da aka warware

A 03/2022 Mai zuwa shine jerin canje-canje a cikin bita A na daftarin aiki:

• An ƙaura da takarda zuwa samfurin Microchip

• An canza lambar takardar daga 50200861 zuwa DS50003255

3 Mai zuwa shine jerin canje-canje a cikin bita 3 na takaddar:

• An sabunta don CoreRxIODBitAlign v2.2.

• An sabunta jagorar mai amfani don siginar ido na hagu da dama a sama. Don ƙarin bayani, duba Hoto 2-1 da 3.2. Tashoshi.

2 Mai zuwa shine jerin canje-canje a cikin bita 2 na takaddar:

• An sabunta don CoreRxIODBitAlign v2.1.

• Sabuntawa: 2. Bayanin Aiki da 5. Tsarin lokaci.

1 Bita 1.0 shine farkon buga wannan takarda. An ƙirƙira don CoreRxIODBitAlign v2.0.

Tallafin FPGA Microchip

  • Ƙungiyar samfuran Microchip FPGA tana goyan bayan samfuran ta tare da sabis na tallafi daban-daban, gami da Sabis na Abokin Ciniki, Cibiyar Tallafin Fasaha ta Abokin Ciniki, a website, da ofisoshin tallace-tallace na duniya.
  • Ana ba abokan ciniki shawarar su ziyarci albarkatun kan layi na Microchip kafin tuntuɓar tallafi saboda da yuwuwar an riga an amsa tambayoyinsu.
  • Tuntuɓi Cibiyar Tallafawa Fasaha ta hanyar websaiti a www.microchip.com/support. Ambaci
  • Lambar Sashe na Na'urar FPGA, zaɓi nau'in shari'ar da ta dace, da ƙaddamar da ƙira files yayin ƙirƙirar shari'ar tallafin fasaha.
  • Tuntuɓi Sabis na Abokin Ciniki don tallafin samfur mara fasaha, kamar farashin samfur, haɓaka samfur, sabunta bayanai, matsayin tsari, da izini.
  • Daga Arewacin Amirka, kira 8002621060
  • Daga sauran duniya, kira 6503184460
  • Fax, daga ko'ina cikin duniya, 6503188044

Bayanin Microchip

Microchip Website

  • Microchip yana ba da tallafin kan layi ta hanyar mu websaiti a www.microchip.com/. Wannan webana amfani da site don yin files da bayanai cikin sauƙin samuwa ga abokan ciniki. Wasu daga cikin abubuwan da ake samu sun haɗa da:
  • Tallafin samfur - Bayanan bayanai da errata, bayanin kula da aikace-aikacen sampshirye-shirye, albarkatun ƙira, jagororin mai amfani da takaddun tallafi na hardware, sabbin fitattun software da software da aka adana
  • Babban Tallafin Fasaha - Tambayoyi akai-akai (FAQs), buƙatun tallafin fasaha, ƙungiyoyin tattaunawa akan layi, jerin membobin shirin abokan hulɗa na Microchip
  • Kasuwancin Microchip - Mai zaɓin samfur da jagororin yin oda, sabbin sakin jaridu na Microchip, jerin tarukan karawa juna sani da abubuwan da suka faru, jerin ofisoshin tallace-tallace na Microchip, masu rarrabawa, da wakilan masana'anta

Sabis ɗin Sanarwa Canjin samfur

  • Sabis ɗin sanarwar canjin samfur na Microchip yana taimakawa abokan ciniki su kasance a halin yanzu akan samfuran Microchip.
  • Masu biyan kuɗi za su karɓi sanarwar imel a duk lokacin da aka sami canje-canje, sabuntawa, bita, ko ɓarna masu alaƙa da ƙayyadadden dangin samfur ko kayan aikin ci gaba na ban sha'awa.
  • Don yin rajista, je zuwa www.microchip.com/pcn kuma bi umarnin rajista.

Tallafin Abokin Ciniki

  • Masu amfani da samfuran Microchip na iya samun taimako ta hanyoyi da yawa:
  • Mai Rarraba ko Wakili
  • Ofishin Talla na Gida
  • Injiniyan Magance Ciki (ESE)
  • Goyon bayan sana'a
  • Abokan ciniki yakamata su tuntuɓi mai rarraba su, wakilin su, ko ESE don tallafi. Hakanan akwai ofisoshin tallace-tallace na gida don taimakawa abokan ciniki. An haɗa lissafin ofisoshin tallace-tallace da wurare a cikin wannan takaddar.
  • Ana samun tallafin fasaha ta hanyar websaiti a: www.microchip.com/support

Siffar Kariyar Lambar Na'urorin Microchip

  • Lura cikakkun bayanai masu zuwa na fasalin kariyar lambar akan samfuran Microchip.
  • Samfuran Microchip sun haɗu da ƙayyadaddun bayanai da ke ƙunshe a cikin takamaiman takaddar bayanan Microchip ɗin su.
  • Microchip ya yi imanin cewa dangin samfuran sa suna da tsaro lokacin da aka yi amfani da su ta hanyar da aka yi niyya, cikin ƙayyadaddun aiki, da kuma ƙarƙashin yanayi na yau da kullun.
  • Ƙimar Microchip kuma tana kare haƙƙin mallaka na fasaha da ƙarfi. Ƙoƙarin keta fasalin kariyar lambar samfuran Microchip an haramta shi sosai kuma yana iya keta Dokar Haƙƙin mallaka ta Millennium Digital.
  • Babu Microchip ko kowane masana'anta na semiconductor ba zai iya tabbatar da amincin lambar sa ba. Kariyar lambar ba ta nufin cewa muna ba da garantin samfurin "ba zai karye ba".
  • Kariyar lambar tana ci gaba da haɓakawa. Microchip ya himmatu don ci gaba da haɓaka fasalin kariyar lambar samfuranmu.

Sanarwa na Shari'a

  • Ana iya amfani da wannan ɗaba'ar da bayanin nan tare da samfuran Microchip kawai, gami da ƙira, gwadawa, da haɗa samfuran Microchip tare da aikace-aikacenku. Amfani da wannan bayanin ta kowace hanya ya saba wa waɗannan sharuɗɗan. Bayani game da aikace-aikacen na'ura an bayar da shi ne kawai don jin daɗin ku kuma ana iya maye gurbinsu da sabuntawa. Alhakin ku ne don tabbatar da cewa aikace-aikacenku ya dace da ƙayyadaddun bayananku. Tuntuɓi ofishin tallace-tallace na Microchip na gida don ƙarin tallafi ko, sami ƙarin tallafi a www.microchip.com/en-us/support/design-help/client-support-services.
  • WANNAN BAYANI AN BAYAR DA MICROCHIP "KAMAR YADDA". MICROCHIP BA YA YI WAKILI KO GARANTIN KOWANE IRIN BAYANI KO BAYANI, RUBUTU KO BAKI, DOKA KO SAURAN BA, GAME DA BAYANIN GAME DA BAYANI AMMA BAI IYA IYAKA GA WANI GARGADI BA, DA KYAUTATA DON MUSAMMAN MANUFAR, KO GARANTIN DA KE DANGANTA DA SHARADINSA, INGANCI, KO AIKINSA.
  • BABU ABUBUWAN DA MICROCHIP ZA SU IYA DOKA GA DUK WANI BAYANI, NA MUSAMMAN, HUKUNCI, MUTUM, KO SAKAMAKON RASHI, LALATA, KUDI, KO KUDI NA KOWANE IRIN ABINDA YAKE DANGANTA GA BAYANIN KO HANYAR AMFANINSA, THE YIWU KO LALACEWAR ANA GABA. ZUWA CIKAKKIYAR DOKA, JAMA'AR MICROCHIP KAN DUK DA'AWA A KOWANE HANYA DAKE DANGANTA DA BAYANI KO AMFANINSA BA ZAI WUCE LAMBA NA KUDI, IDAN WANI, CEWA KA BIYA GASKIYA GA ARZIKI.
  • Amfani da na'urorin Microchip a cikin tallafin rayuwa da/ko aikace-aikacen aminci gabaɗaya yana cikin haɗarin mai siye, kuma mai siye ya yarda ya kare, ramuwa, da riƙe Microchip mara lahani daga kowace lalacewa, da'awar, dacewa, ko kashe kuɗi da aka samu ta irin wannan amfani. Ba a isar da lasisi, a fakaice ko akasin haka, ƙarƙashin kowane haƙƙin mallaka na Microchip sai dai in an faɗi haka.

Alamomin kasuwanci

  • Sunan Microchip da tambari, tambarin Microchip, Adaptec, AVR, tambarin AVR, AVR Freaks, BestTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus MediaLB, megaAVR, Microsemi, tambarin Microsemi, MAFI YAWAN tambari, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, tambarin PIC32, PolarFire, Prochip Designer, QTouch, SAM-BA, Sengenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetric , SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, da XMEGA alamun kasuwanci ne masu rijista na Microchip Technology Incorporated a cikin Amurka da sauran ƙasashe.
  • AgileSwitch, ClockWorks, Kamfanin Haɗin Gudanar da Haɓakawa, EtherSynch, Flashtec, Sarrafa Saurin Saurin, HyperLight Load, Libero, benci na mota, mTouch, Powermite 3, Daidaitaccen Edge, ProASIC, ProASIC Plus, Tambarin ProASIC Plus, Shuru-Wire, SmartFusion, SyncWorld , TimeCesium, TimeHub, TimePictra, TimeProvider, da ZL alamun kasuwanci ne masu rijista na Microchip Technology Incorporated a cikin Amurka
  • Maɓallin Maɓalli na kusa, AKS, Analog-for-da-Digital Age, Duk wani Capacitor, AnyIn, AnyOut, Ƙaƙwalwar Sauyawa, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM Matsakaicin Matsakaicin Matsala. , DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGAT, In-Circuit Serial Programming, ICSP, INICnet, Daidaitawar hankali, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginryLink maxView, membrane, Mindi, MiWi, MPASM, MPF, MPLAB Tambarin Certified, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Ƙwararren Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, MOS 7 PowerSmart, PureSilicon , QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O,
  • taswira mai sauƙi, SimpliPHY, SmartBuffer, SmartHLS, SMART-IS, storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Jimlar Jimiri, Lokacin Amintacce, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock,
  • XpressConnect da ZENA alamun kasuwanci ne na Microchip Technology Incorporated a cikin Amurka da wasu ƙasashe.
  • SQTP alamar sabis ce ta Microchip Technology Incorporated a cikin Amurka
  • Alamar Adaptec, Mitar Buƙatu, Fasahar Adana Silicon, da Symmcom alamun kasuwanci ne masu rijista na Microchip Technology Inc. a wasu ƙasashe.
  • GestIC alamar kasuwanci ce mai rijista ta Microchip Technology Germany II GmbH & Co. KG, reshen Microchip Technology Inc., a wasu ƙasashe.
  • Duk sauran alamun kasuwanci da aka ambata a nan mallakin kamfanoninsu ne.
  • © 2024, Microchip Technology Incorporated da rassanta. Duka Hakkoki.
  • ISBN: 9781668339879

Tsarin Gudanar da inganci

Kasuwanci da Sabis na Duniya

AMURKA ASIA/PACIFIC ASIA/PACIFIC TURAI
Kamfanin Ofishin

2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200

Fax: 480-792-7277

Goyon bayan sana'a: www.microchip.com/support Web Adireshi: www.microchip.com

Atlanta

Dulut, GA

Tel: 678-957-9614

Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087

Fax: 774-760-0088

Chicago

Itace, IL

Tel: 630-285-0071

Fax: 630-285-0075

Dallas

Addison, TX

Tel: 972-818-7423

Fax: 972-818-2924

Detroit

Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453

Tel: 317-536-2380

Los Angeles Ofishin Jakadancin Viejo, CA Tel: 949-462-9523

Fax: 949-462-9608

Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

Sabo York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110

Tel: 408-436-4270

Kanada Toronto

Tel: 905-695-1980

Fax: 905-695-2078

Ostiraliya Sydney

Lambar waya: 61-2-9868-6733

China - Beijing

Lambar waya: 86-10-8569-7000

China - Chengdu

Lambar waya: 86-28-8665-5511

China - Chongqing

Lambar waya: 86-23-8980-9588

China - Dongguan

Lambar waya: 86-769-8702-9880

China - Guangzhou

Lambar waya: 86-20-8755-8029

China - Hangzhou

Lambar waya: 86-571-8792-8115

China Hong Kong SAR

Lambar waya: 852-2943-5100

China - Nanjing

Lambar waya: 86-25-8473-2460

China - Qingdao

Lambar waya: 86-532-8502-7355

China - Shanghai

Lambar waya: 86-21-3326-8000

China - Shenyang

Lambar waya: 86-24-2334-2829

China - Shenzhen

Lambar waya: 86-755-8864-2200

China - Suzhou

Lambar waya: 86-186-6233-1526

China - Wuhan

Lambar waya: 86-27-5980-5300

China - Xian

Lambar waya: 86-29-8833-7252

China - Xiamen

Lambar waya: 86-592-2388138

China - Zhuhai

Lambar waya: 86-756-3210040

Indiya Bangalore

Lambar waya: 91-80-3090-4444

Indiya - New Delhi

Lambar waya: 91-11-4160-8631

Indiya Pune

Lambar waya: 91-20-4121-0141

Japan Osaka

Lambar waya: 81-6-6152-7160

Japan Tokyo

Lambar waya: 81-3-6880-3770

Koriya - Daegu

Lambar waya: 82-53-744-4301

Koriya - Seoul

Lambar waya: 82-2-554-7200

Malaysia - Kuala Lumpur

Lambar waya: 60-3-7651-7906

Malaysia - Penang

Lambar waya: 60-4-227-8870

Philippines Manila

Lambar waya: 63-2-634-9065

Singapore

Lambar waya: 65-6334-8870

Taiwan - Hsin Chu

Lambar waya: 886-3-577-8366

Taiwan - Kaohsiung

Lambar waya: 886-7-213-7830

Taiwan - Taipei

Lambar waya: 886-2-2508-8600

Tailandia – Bangkok

Lambar waya: 66-2-694-1351

Vietnam - Ho Chi Minh

Lambar waya: 84-28-5448-2100

Austria Wallahi

Lambar waya: 43-7242-2244-39

Saukewa: 43-7242-2244-393

Denmark Copenhagen

Lambar waya: 45-4485-5910

Fax: 45-4485-2829

Finland Espoo

Lambar waya: 358-9-4520-820

Faransa - Paris

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Jamus yin garshi

Lambar waya: 49-8931-9700

Jamus Haan

Lambar waya: 49-2129-3766400

Jamus Heilbronn

Lambar waya: 49-7131-72400

Jamus Karlsruhe

Lambar waya: 49-721-625370

Jamus Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Jamus Rosenheim

Lambar waya: 49-8031-354-560

Isra'ila Ra'anana

Lambar waya: 972-9-744-7705

Italiya - Milan

Lambar waya: 39-0331-742611

Fax: 39-0331-466781

Italiya - Padova

Lambar waya: 39-049-7625286

Netherlands - Drunen

Lambar waya: 31-416-690399

Fax: 31-416-690340

Norway Trondheim

Lambar waya: 47-72884388

Poland – Warsaw

Lambar waya: 48-22-3325737

Romania Bucharest

Tel: 40-21-407-87-50

Spain - Madrid

Tel: 34-91-708-08-90

Fax: 34-91-708-08-91

Sweden - Gothenburg

Tel: 46-31-704-60-40

Sweden - Stockholm

Lambar waya: 46-8-5090-4654

UK - Wokingham

Lambar waya: 44-118-921-5800

Saukewa: 44-118-921-5820

Takardu / Albarkatu

MICROCHIP v2.3 Gen 2 Mai Kula da Na'urar [pdf] Jagorar mai amfani
v2.3, v2.2, v2.3 Gen 2 Mai Kula da Na'ura, v2.3, Mai Kula da Na'urar Gen 2, Mai Kula da Na'urar, Mai Sarrafa

Magana

Bar sharhi

Ba za a buga adireshin imel ɗin ku ba. Ana yiwa filayen da ake buƙata alama *