

MICROCHIP v2.3 Gen 2 Device Controller User Guide

Home » MICROCHIP » MICROCHIP v2.3 Gen 2 Device Controller User Guide 🖫




Contents

- 1 MICROCHIP v2.3 Gen 2 Device Controller
- 2 Introduction
- 3 Features
- **4 Functional Description**
- **5 CoreRxIODBitAlign Parameters and Interface Signals**
- 6 Implementing CoreRxIODBitAlign in Libero Design

Suite 7 Timing Diagrams

- 8 Additional References
- 9 Resolved Issues
- 10 Device Utilization and Performance
- 11 Revision History
- **12 Microchip Information**
- 13 Legal Notice
- 14 Worldwide Sales and Service
- 15 Documents / Resources
 - 15.1 References
- **16 Related Posts**





Introduction

Ask a Question

This CoreRxIODBitAlign generic training IP is used in the IO gearing block in the Rx path for Bit Alignment independent of the data or protocol being used. The CoreRxIODBitAlign allows you to adjust the delay in the data path relative to the clock path.

CoreRxIODBitAlign Summary

Core Version	This document applies to CoreRxIODBitAlign v2.3
Supported Device	CoreRxIODBitAlign supports the following families:
Families	PolarFire® SoC
	PolarFire
	Note: For additional information, visit the product page
Supported Tool Flo w	Requires Libero® SoC v12.0 or later releases
Supported Interface s	
Licensing	CoreRxIODBitAlign does not require a license
Installation Instructi ons	CoreRxIODBitAlign must be installed to the IP Catalog of Libero SoC software automatically, through the IP Catalog update function in Libero SoC software, or it is manually downloaded from the catalog. Once the IP core is installed in the Libero SoC software IP Catalog, it is configured, generated, and instantiated within SmartDesign for inclusion in the Libero project.
Device Utilization a nd Performance	A summary of utilization and performance information for CoreRxIODBitAlign is listed in 8. Device Utilization and Performance

CoreRxIODBitAlign Change Log Information

This section provides a comprehensive overview of the newly incorporated features, beginning with the most recent release. For more information about the problems resolved, see the 7. Resolved Issues section.

CoreRxIODBitAlig n v2.3	What's New	Updated for MIPI-based training mechanism	
CoreRxIODBitAlig n v2.2	What's New	Added Left and Right EYE Tap delays information in the top module	

Features

Ask a Question

CoreRxIODBitAlign has the following features:

- Supports Bit Alignment with different Eye Widths 1–7
- Supports different Fabric Double Data Rate (DDR) Modes 2/4/3p5/5
- Supports Skip and Restart/Hold mechanism
- Supports Mobile Industry Processor Interface (MIPI) training through LP signaling Start of Frame
- Supports 256 Tap Delays for Bit Alignment

Functional Description

CoreRxIODBitAlign with Rx IOD Interface

Ask a Question

The following figure shows a high-level block diagram of the CoreRxIODBitAlign.

BCLK - REF_CLK PLL RESETN BIT_ALGN_LOAD IOG_IOD LP IN BIT_ALGN_MOVE · DO--BIT_ALGN_EYE_IN[2:0] - BIT_ALGN_DIR -IOD BIT_ALGN_CLR_FLGS - BIT_ALGN_SKIP -BIT_ALGN_HOLD DEM - IOD_EARLY - BIT_ALGN_ERR -CoreRxIODBitAlign - IOD_LATE -BIT_ALGN_RSTRT - IOD_OOR -BIT_ALGN_DONE -BIT_ALGN_START -DEM_BIT_ALGN_TAPDLY[7:0] -RX_BIT_ALGN_LEFT_WIN[7:0] -RX_BIT_ALGN_RIGHT_WIN[7:0] -MIPI_TRNG SKIP_TRNG HOLD_TRNG DEM_TAP_WAIT_CNT_WIDTH

Figure 2-1. CoreRxIODBitAlign Block Diagram

- The description refers to the CoreRxIODBitAlign supporting PolarFire® and PolarFire SoC devices.
- CoreRxIODBitAlign performs training and is also responsible for interfacing IO Digital (IOD) devices and IO Gearing (IOG) to support as a dynamic source with adjusting delays to capture the data correctly.
- The complete training mechanism flow is explained in the 5. Timing Diagrams section.
- CoreRxIODBitAlign dynamically supports adding or removing delay from the data path relative to the clock path.
 Here RX_DDRX_DYN Interface provides controls to the CoreRxIODBitAlign to perform the clock-to-data margin training by adding tap delays in an upward direction. CoreRxIODBitAlign, in turn for later review (of each tap delay increment), stores the feedback status flags from RX_DDRX_DYN Interface.
- The CoreRxIODBitAlign continues the training for every tap increment until the RX_DDRX_DYN Interface reaches the out-of-range condition.
- Finally, the CoreRxIODBitAlign sweeps the complete feedback status flags. This step optimizes and calculates the bit alignment of the data to be 90 degrees centered from the clock edges.

- The final calculated tap delays are loaded in the RX_DDRX_DYN Interface to complete the bit alignment training.
- The features supported by this CoreRxIODBitAlign are listed in detail as follows.

Dynamic Re-training Mechanism

Ask a Question

- CoreRxIODBitAlign continuously monitors the Feedback Status flags (IOD_EARLY/IOD_LATE) and checks if the flags are toggling.
- The IP firstly adjusts the previously calculated taps by +/- 4 taps in an upward or downward direction. Even then, if the flags toggle, the IP re-triggers the training again.

DYNAMIC RETRAINING MECHANISM OVERVIEW

| SIT AND SPARE | SIT A

Figure 2-2. Re-training Mechanism Timing Diagram

Hold Mechanism (Ask a Question)

- This feature is used when the training needs to be on Hold state. The BIT_ALGN_HOLD is active-high level based input and must be asserted to hold and de-asserted to continue the training.
- The HOLD_TRNG parameter must be set to 1 in the configurator to enable this feature. This parameter is set to 0 by default.

Restart Mechanism (Ask a Question)

- This feature is used to restart the training. To restart the training, the BIT_ALGN_RSTRT input must be asserted for one clock pulse Serial Clock (SCLK).
- This initiates the soft reset of the IP, which resets BIT_ALGN_DONE to 0 and BIT_ALGN_START to 1.

Skip Mechanism (Ask a Question)

- This feature is used when the training is not required, and the complete training can be bypassed. The BIT_ALGN_SKIP is active-high level based input and must be asserted to skip the complete training.
- The SKIP_TRNG parameter must be set to 1 in the configurator to enable this feature. This parameter is set to 0 by default.

MIPI-based Training Mechanism (Ask a Question)

- The MIPI_TRNG parameter must be set to 1 in the configurator to enable this feature. If set, then the LP_IN input port is added to the CoreRxIODBitAlign.
- The IP detects the falling edge of the LP_IN input port, which indicates the valid start of the frame to start the training.

CoreRxIODBitAlign Parameters and Interface Signals

Ask a Question

Configuration GUI Parameters (Ask a Question)

There are no configuration parameters for this core release.

Ports (Ask a Question)

The following table lists the input and output signals used in the design of CoreRxIODBitAlign.

Table 3-1. Input and Output Signals

Signal	Directi on	Port widt h (bits)	Description	
Clocks and Reset				
SILK	Input	1	Fabric clock	
PLL_LOCK	Input	1	PLL Lock	
RESET	Input	1	Active-Low asynchronous reset	
Data bus and Control				
IOD_EARLY	Input	1	Data eye monitor early flag	
IOD_LATE	Input	1	Data eye monitor late flag	
IOD_OOR	Input	1	Data eye monitor out-of-range flag for delay line	
BIT_ALGN_EYE_IN	Input	3	The user sets the data eye monitor width	
BIT_ALGN_RSTRT	Input	1	Bit Align Training restart (Pulse-based assertion) 1— Restart Training 0— No Restart Training	
BIT_ALGN_CLR_FLG S	Output	1	Clear Early or Late flags	
BIT_ALGN_LOAD	Output	1	Load default	
BIT_ALGN_DIR	Output	1	Delay line up or down direction 1— Up (increment 1 tap) 0— Do wn (decrement 1 tap)	
BIT_ALGN_MOVE	Output	1	Increment the delay on the move pulse	
BIT_ALIGN_SKIP	Input	1	Bit Align training skip (Level based assertion) 1— Skip the training and valid only when the SKIP_TRNG param eter is set to 1 0— Training must proceed as normal	
BIT_ALIGN_HOLD	Input	1	Bit Align training hold (Level based assertion) 1— Hold the training and valid only when the HOLD_TRNG para meter is set to 1 0— Training must proceed as normal	
BIT_ALIGN_ERR	Output	1	Bit Align training error (Level-based assertion) 1— Error 0— No Error	
BIT_ALGN_START	Output	1	Bit Align training start (Level-based assertion) 1— Started 0— No t started	
BIT_ALGN_DONE	Output	1	Bit Align training done (Level based assertion) 1— Completed 0 — Not completed	

Signal	Directi on	Port widt h (bits)	Description
LP_IN	Input	1	MIPI-based frame training (Level based assertion) 1— Active-Low signal must assert low to indicate the start of fra me and must deassert only at the end of the frame. 0— Training must proceed as normal and this signal must be tied low internally.
DEM_BIT_ALGN_TA PDLY	Output	8	Calculated TAP delays and valid once BIT_ALGN_DONE is set high by the IP.
RX_BIT_ALIGN_LEFT _WIN	Output	8	Left Data Eye monitor value Note: The values are valid only when the output BIT_ALGN_DO NE is set to 1 and the output BIT_ALGN_START is set to 0. If the parameter SKIP_TRNG is set then it returns 0.
RX_BIT_ALIGN_RGH T_WIN	Output	8	Right Data Eye monitor value Note: The values are valid only when the output BIT_ALGN_DO NE is set to 1 and the output BIT_ALGN_START is set to 0. If the parameter SKIP_TRNG is set then it returns 0.

Implementing CoreRxIODBitAlign in Libero Design Suite

Ask a Question

SmartDesign (<u>Ask a Question</u>)

- CoreRxIODBitAlign is pre-installed in the SmartDesign IP deployment design environment. The following figure shows an example of instantiated CoreRxIODBitAlign.
- The core is configured using the configuration window in the SmartDesign, as shown in Figure 4-2.
- For more information on using the SmartDesign to instantiate and generate cores, see <u>SmartDesign User</u>
 <u>Guide</u>.

Figure 4-1. SmartDesign CoreRxIODBitAlign Instance View

BIT_ALGN_START SCLK BIT_ALGN_DONE RESETN BIT_ALGN_OOR PLL_LOCK BIT_ALGN_CLR_FLGS IOD_EARLY BIT_ALGN_LOAD IOD_LATE BIT_ALGN_DIR IOD_OOR BIT_ALGN_MOVE BIT_ALGN_RSTRT BIT_ALGN_ERR BIT_ALGN_HOLD DEM_BIT_ALGN_TAPDLY[7:0] BIT_ALGN_EYE_IN[2:0] RX_BIT_ALIGN_LEFT_WIN[7:0] BIT_ALGN_SKIP RX_BIT_ALIGN_RGHT_WIN[7:0]

CORERXIODBITALIGN_C0

Configuring CoreRxIODBitAlign in SmartDesign (Ask a Question)

• The core is configured using the configuration GUI within SmartDesign as shown in the following figure.


Configurator X CORERXIODBITALIGN Configurator Microsemi:DirectCore:CORERXIODBITALIGN Configuration 0 SKIP_TRNG: 0 HOLD_TRNG: MIPI_TRNG: DEM_TAP_WAIT_CNT_WIDTH: 3 • User Testbench RTL License: OK Cancel

Figure 4-2. Configuring CoreRxIODBitAlign in SmartDesign

Simulation Flows (Ask a Question)

- The user testbench for CoreRxIODBitAlign is included in all the releases.
- To run simulations, perform the following step: select the User Testbench flow in the SmartDesign, and then click Save and Generate on the Generate pane.
- The User testbench is selected through the core testbench Configuration GUI. When SmartDesign generates the Libero® SoC project, it installs the user testbench files.
- To run the user testbench, set the design root to the CoreRxIODBitAlign instantiation in the Libero SoC design hierarchy pane, and then click Simulation in the Libero SoC Design Flow window.
- This invokes ModelSim® and automatically runs the simulation.
- The following figure shows an example of a simulation subsystem. It uses the IOG_IOD component DDRX4
 and DDTX4 in loopback mode with the CoreRxIODBitAlign for simulation.
- Here, the PRBS data generated is transmitted by DDTX4 serially to DDRX4 and finally, the PRBS checker is used to check the data integrity after the training is completed.

Figure 4-3. Example Simulation Subsystem



Synthesis in Libero SoC (Ask a Question)

• To run synthesis with the configuration selected in the configuration GUI, set the design root appropriately. Under Implement Design, in the Design Flow tab, right-click on Synthesize and click Run.

Place and Route in Libero SoC (Ask a Question)

• After setting the design root appropriately and run Synthesis. Under Implement Design in the Design Flow tab, right-click on Place and Route, and click Run.

System Integration (Ask a Question)


- This section hints to ease the integration of CoreRxIODBitAlign.
- The Rx/Tx IOG used supports numerous input and output modes. These data and clock rates may be slower and in some cases faster, based on final silicon characterization.
- The following table lists the data and clock rate.

Table 4-1. Data and Clock Rate

IOG Mod	Directio	Gear Rati	Max IO Data Rate	IO Clock Rat	Core Clock Ra	Data Typ
e	n	o	Expected	e	te	e
DDRX4	Input	8:1	1600 Mbps	800 MHz	200 MHz	DDR

The following figure shows an example of CoreRXIODBitAlign subsystem integration.

Figure 4-4. CoreRxIODBitAlign System Integration



- The preceding subsystem uses IOG_IOD component DDRX4 and DDTX4 in Loopback mode with the CoreRxIODBitAlign for simulation. Here, the PRBS data generated is transmitted by IOG_IOD_DDRX4_0, serially to IOG_IOD_DDRX4_PF_0.
- The CoreRxIODBitAlign does the training (BIT_ALIGN_START set to 1, BIT_ALIGN_DONE set to 0) with the component IOG_IOD_DDRX4_PF_0, and finally, once training is done (BIT_ALIGN_START set to 0, BIT_ALIGN_DONE set to 1) the PRBS checker is used to check the data integrity.


Testbench (Ask a Question)

• A unified testbench is used to verify and test CoreRxIODBitAlign called a user testbench.

User Testbench (Ask a Question)

 The user testbench is included with the releases of CoreRxIODBitAlign which verifies a few features of the CoreRxIODBitAlign. The following figure shows the CoreRxIODBitAlign user testbench.

igure 4-5. CoreRxIODBitAlign User Testbench



- As shown in the preceding figure, the user testbench consists of a Microchip DirectCore CoreRxIODBitAlign DUT, PRBS_GEN, PRBS_CHK, CCC, IOG_IOD_TX, and IOG_IOD_RX to verify in Loopback mode.
- The Clock Conditioning Circuit (CCC) drives the CORE_CLK and IO_CLK when the clock is stable.
- PRBS_GEN drives the parallel data to IOG_IOD_TX, and then IOG_ID_RX receives the serial data in parallel.
- The CoreRxIODBitAlign DUT performs the training with IOD_CTRL signals. Once the training is completed, the PRBS_CHK block is enabled to check the data from the IOG_IOD_RX block for data integrity.
- Important: The user testbench supports only the fixed configuration.


Timing Diagrams

Ask a Question

• This section describes the timing diagram of the CoreRxIODBitAlign.

CoreRxIODBitAlign Training Timing Diagram (Ask a Question)

• The following timing diagram is an example of a training sequence with the following parameters.



 CoreRxIODBitAlign works based on Fabric clock or SCLK, or OUT2_FABCLK_* from CCC or PLL component, and PF_IOD_GENERIC_RX IOD component used works based on OUT*_HS_IO_CLK_* or Bank clock or BCLK for bit alignment. Here, the PF_IOD_GENERIC_RX IOD component receives the serial data for bit alignment. For example, if the required data rate is 1000 Mbps at DDRx4 Fabric mode, then the OUT2_FABCLK_0 or SCLK must be driven from the PLL or CCC component as 125 MHz and OUT0_HS_IO_CLK_0 or BCLK to PF_IOD_GENERIC_RX must be 500 MHz.

- CoreRxIODBitAlign starts the training once the PLL_LOCK is stable and driven high. Then the start of training
 by driving BIT_ALGN_START as high and BIT_ALGN_DONE as low and then drives the output
 BIT_ALGN_LOAD to load the default settings in the PF_IOD_GENERIC_RX component. The
 BIT_ALGN_CLR_FLGS is used to clear the IOD_EARLY, IOD_LATE, and BIT_ALGN_OOR flags.
- CoreRxIODBitAlign proceeds with BIT_ALGN_MOVE followed by BIT_ALGN_CLR_FLGS for every TAP and
 records the IOD_EARLY and IOD_LATE flags. Once BIT_ALGN_OOR is set high by the
 PF_IOD_GENERIC_RX component, CoreRxIODBitAlign sweeps the recorded EARLY and LATE flags and finds
 the optimal Early and Late flags to calculate the required TAP delays for clock and data bit alignment.
- CoreRxIODBitAlign loads the calculated TAP delays and drives BIT_ALGN_START low and BIT_ALGN_DONE high to indicate the completion of the training.
- CoreRxIODBitAlign continues the Re-training dynamically if it detects noisy IOD_EARLY or IOD_LATE
 feedback assertion from the PF_IOD_GENERIC_RX component. Here, the BIT_ALGN_DONE is reset and
 driven low and BIT_ALGN_START is driven high again by CoreRxIODBitAlign to indicate the restart of the
 training. The time-out counter when reaches the time-out condition, asserts the BIT_ALGN_ERR at the end of
 the training.
- CoreRxIODBitAlign also provides a restart mechanism for the end user to restart the training whenever required. The BIT_ALGN_RSTRT input is active-high pulse must be driven high, for example, eight clocks.
- Here the BIT_ALGN_DONE is reset and driven low, and BIT_ALGN_START is driven high again by CoreRxIODBitAlign, to indicate the fresh start of the training.
- CoreRxIODBitAlign also provides a holding mechanism to hold the training in the middle. Here the
 HOLD_TRNG parameter must be set to 1, and then CoreRxIODBitAlign uses the BIT_ALGN_HOLD input and
 must assert active-high level based until it requires CoreRxIODBitAlign to hold the training and then continues
 the training once the input BIT_ALGN_HOLD is driven low.

Additional References

Ask a Question

- This section provides a list of additional information.
- For updates and additional information about the software, devices, and hardware, visit the Intellectual Property pages on the Microchip FPGA Intellectual Property Cores.

Known Issues and Workarounds (Ask a Question)

• There are no known limitations or workarounds in the CoreRxIODBitAlign v2.3.

Discontinued Features and Devices (Ask a Question)

• There are no discontinued features and devices in CoreRxIODBitAlign v2.3.

Resolved Issues

Ask a Question

The following table lists all the resolved issues for the various CoreRxIODbitAlign releases.

Table 7-1. Resolved Issues

Release	Description
2.3	There are no resolved issues in this v2.3 release
2.2	There are no resolved issues in this v2.2 release
1.0	Initial Release

Device Utilization and Performance

(Ask a Question)

The CoreRxIODBitAlign macro is implemented in the families listed in the following table.

Table 8-1. Device Utilization and Performance

Device Details		FPGA Resources			Performance (MHz)
Family	Device	DFF	LUTs	Logic Elements	SILK
PolarFire®	MPF300TS	788	1004	1432	261
PolarFire SoC	MPF250TS	788	1004	1416	240

- Important: The data in the preceding table is achieved using Libero® SoC v2023.2.
- The data in the preceding table are achieved using typical synthesis and layout settings.
- The following top-level configuration GUI parameters have been modified from their default values.
- · The following are the default values:
 - SKIP_TRNG = 1
 - HOLD_TRNG = 1
 - MIPI_TRNG = 1
 - **DEM_TAP_WAIT_CNT_WIDTH** = 3
- Following are the clock constraints used to achieve the performance numbers:
 - **SCLK** = 200 MHz
 - ∘ Speed Grade = -1
- Throughput is computed as follows: (Bit width/Number of cycles) × Clock Rate (Performance).

Revision History

(Ask a Question)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 9-1. Revision History

Revisi on	Date	Description
		The following is the list of changes in revision B of the document:
		Updated for CoreRxIODBitAlign v2.3
В	02/20	Added Change log information in the Introduction section
	24	Updated 8. Device Utilization and Performance section
		Added 7. Resolved Issues section
		The following is the list of changes in revision A of the document:
A	03/20	The document was migrated to the Microchip template
	22	The document number was changed from 50200861 to DS50003255
		The following is the list of changes in revision 3 of the document:
		Updated for CoreRxIODBitAlign v2.2.
3	_	Updated the user guide for left and right data eye signals at the top. For additional informat ion, refer to Figure 2-1 and 3.2. Ports.
		The following is the list of changes in revision 2 of the document:
2	_	Updated for CoreRxIODBitAlign v2.1.
		Updated: 2. Functional Description and 5. Timing Diagrams.
1	_	Revision 1.0 was the first publication of this document. Created for CoreRxIODBitAlign v2.0.

Microchip FPGA Support

- Microchip FPGA products group backs its products with various support services, including Customer Service,
 Customer Technical Support Center, a website, and worldwide sales offices.
- Customers are suggested to visit Microchip online resources before contacting support as it is very likely that their queries have been already answered.
- Contact the Technical Support Center through the website at www.microchip.com/support. Mention the
- FPGA Device Part number, select the appropriate case category, and upload design files while creating a technical support case.
- Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.
- From North America, call 8002621060
- From the rest of the world, call 6503184460
- Fax, from anywhere in the world, 6503188044

Microchip Information

The Microchip Website

- Microchip provides online support via our website at <u>www.microchip.com</u>/. This website is used to make files and information easily available to customers. Some of the content available includes:
- Product Support Datasheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, a listing of seminars and events, listings of Microchip sales offices, distributors, and factory representatives

Product Change Notification Service

- Microchip's product change notification service helps keep customers current on Microchip products.
- Subscribers will receive email notifications whenever there are changes, updates, revisions, or errata related to a specified product family or development tool of interest.
- To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

- Users of Microchip products can receive assistance through several channels:
- · Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support
- Customers should contact their distributor, representative, or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.
- Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

- Note the following details of the code protection feature on Microchip products.
- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code
 protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright
 Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
- Code protection is constantly evolving. Microchip is committed to continuously improving the code protection

features of our products.

Legal Notice

- This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.
- THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.
- IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE NUMBER OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.
- Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer
 agrees to defend, indemnify, and hold harmless Microchip from any damages, claims, suits, or expenses
 resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual
 property rights unless otherwise stated.

Trademarks

- The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
- AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motor bench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.
- Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP,

INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, membrane, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O,

- simple map, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II,
 Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox,
 VeriPHY, ViewSpan, WiperLock,
- XpressConnect and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
- SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
- The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.
- GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.
- All other trademarks mentioned herein are the property of their respective companies.
- © 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.
- ISBN: 9781668339879

Quality Management System

 For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
			Austria – Wels
Companyate Office			Tel: 43-7242-2244-39
Corporate Office			Fax: 43-7242-2244-393
2355 West Chandler Blvd. Chandler, AZ 85224-6199			Denmark – Copenhagen
Tel: <u>480-792-7200</u>			Tel: 45-4485-5910
Fax: 480-792-7277			Fax: 45-4485-2829
Technical Support: www.	Australia – Sydney		Finland – Espoo
Web Address: www.micr	Tel: 61-2-9868-6733		Tel: 358-9-4520-820
-	China – Beijing	India – Bangalore	France – Paris
Atlanta	Tel: 86-10-8569-7000	Tel: 91-80-3090-4444	Tel: 33-1-69-53-63-20
Duluth, GA		India Now Dalh!	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	China – Chengdu	India – New Delhi	Germany – Garching
Fax: <u>678-957-1455</u>	Tel: 86-28-8665-5511	Tel: 91-11-4160-8631	Tel: 49-8931-9700

Austin, TX	China – Chongqing	India – Pune	Germany – Haan
Tel: <u>512-257-3370</u>	Tel: 86-23-8980-9588	Tel: 91-20-4121-0141	Tel: 49-2129-3766400
Boston Westborough, M	China – Dongguan	Japan – Osaka	Germany – Heilbronn
A Tel: <u>774-760-0087</u>	Tel: 86-769-8702-9880	Tel: 81-6-6152-7160	Tel: 49-7131-72400
Fax: <u>774-760-0088</u>	China – Guangzhou	Japan – Tokyo	Germany – Karlsruhe
Chicago	Tel: 86-20-8755-8029	Tel: 81-3-6880- 3770	Tel: 49-721-625370
Itasca, IL	China – Hangzhou	Korea – Daegu	Germany – Munich
Tel: <u>630-285-0071</u>	Tel: 86-571-8792-8115	Tel: 82-53-744-4301	Tel: 49-89-627-144-0
Fax: <u>630-285-0075</u>	China – Hong Kong	Korea – Seoul	Fax: 49-89-627-144-44
Dallas	SAR	Tel: 82-2-554-7200	Germany – Rosenheim
Addison, TX	Tel: 852-2943-5100	Malaysia – Kuala	Tel: 49-8031-354-560
Tel: <u>972-818-7423</u>	China – Nanjing	Lumpur	Israel – Ra'anana
Fax: <u>972-818-2924</u>	Tel: 86-25-8473-2460	Tel: 60-3-7651-7906	Tel: 972-9-744-7705
Detroit	China – Qingdao	Malaysia – Penang	Italy – Milan
Novi, MI	Tel: 86-532-8502-7355	Tel: 60-4-227-8870	Tel: 39-0331-742611
Tel: <u>248-848-4000</u>	China – Shanghai	Philippines – Manila	Fax: 39-0331-466781
Houston, TX	Tel: 86-21-3326-8000	Tel: 63-2-634-9065	Italy – Padova
Tel: <u>281-894-5983</u>	China – Shenyang	Singapore	Tel: 39-049-7625286
Indianapolis Noblesville, IN Tel: 317-773-8323	Tel: 86-24-2334-2829	Tel: 65-6334-8870	Netherlands – Drunen
Fax: <u>317-773-5453</u>	China – Shenzhen	Taiwan – Hsin Chu	Tel: 31-416-690399
Tel: 317-536-2380	Tel: 86-755-8864-2200	Tel: 886-3-577-8366	Fax: 31-416-690340
Los Angeles Mission Viej	China – Suzhou	Taiwan – Kaohsiung	Norway – Trondheim
o, CA Tel: <u>949-462-9523</u>	Tel: 86-186-6233-1526	Tel: 886-7-213-7830	Tel: 47-72884388
Fax: <u>949-462-9608</u>	China – Wuhan	Taiwan – Taipei	Poland – Warsaw
Tel: <u>951-273-7800</u>	Tel: 86-27-5980-5300	Tel: 886-2-2508-8600	Tel: 48-22-3325737
Raleigh, NC	China – Xian	Thailand – Bangkok	Romania – Bucharest
Tel: <u>919-844-7510</u>	Tel: 86-29-8833-7252	Tel: 66-2-694-1351	Tel: 40-21-407-87-50
New York, NY	China – Xiamen	Vietnam – Ho Chi Minh	Spain – Madrid
Tel: <u>631-435-6000</u>	Tel: 86-592-2388138	Tel: 84-28-5448-2100	Tel: 34-91-708-08-90
San Jose, CA	China – Zhuhai		Fax: 34-91-708-08-91
Tel: 408-735-9110	Tel: 86-756-3210040		Sweden – Gothenburg
Tel: <u>408-436-4270</u>			Tel: 46-31-704-60-40
Canada – Toronto			Sweden – Stockholm
Tel: <u>905-695-1980</u>			Tel: 46-8-5090-4654
I	I	I	1315 5 5555 1561

Fax: <u>905-695-2078</u>		UK – Wokingham	
		Tel: 44-118-921-5800	
		Fax: 44-118-921-5820	
		Fax: 44-118-921-5820	

Documents / Resources



MICROCHIP v2.3 Gen 2 Device Controller [pdf] User Guide

v2.3, v2.2, v2.3 Gen 2 Device Controller, v2.3, Gen 2 Device Controller, Device Controller, Controller

References

User Manual

Manuals+, Privacy Policy

This website is an independent publication and is neither affiliated with nor endorsed by any of the trademark owners. The "Bluetooth®" word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. The "Wi-Fi®" word mark and logos are registered trademarks owned by the Wi-Fi Alliance. Any use of these marks on this website does not imply any affiliation with or endorsement.