Microsemi -LOGO

Microsemi IGLOO2 HPMS DDR Controller Configuration

Microsemi -DG0618-Error-Detection-and-Correction-on-SmartFusion2-Devices-siv-DDR Memory-PRODUCT-IMAGE

Taw qhia

Lub IGLOO2 HPMS muaj ib tug embedded DDR maub los (HPMS DDR). Qhov no DDR maub los yog npaj los tswj lub off-chip DDR nco. Lub HPMS DDR maub los tuaj yeem nkag tau los ntawm HPMS (siv HPDMA) thiab los ntawm FPGA ntaub.
Thaum koj siv System Builder los tsim lub kaw lus uas suav nrog HPMS DDR, System Builder teeb tsa HPMS DDR maub los rau koj raws li koj qhov kev nkag thiab xaiv.
Tsis muaj kev sib cais HPMS DDR teeb tsa los ntawm tus neeg siv yuav tsum tau ua. Yog xav paub ntxiv, thov mus saib IGLOO2 System Builder User's Guide.
Qhov System Builder

Qhov System Builder

Hauv em Builder los teeb tsa HPMS DDR tau txais.

  1.  Hauv Cov Ntaus Ntaus tab ntawm System Builder, kos HPMS Sab Nraud DDR Nco (HPMS DDR).
  2. Hauv Memories tab, xaiv DDR Memory Type:
    • DDR 2
    •  DDR 3
    • LPDDR
  3. Xaiv qhov dav ntawm DDR Nco: 8, 16 lossis 32
  4. Xyuas ECC yog tias koj xav kom muaj ECC rau DDR.
  5. Nkag mus rau DDR lub sijhawm teeb tsa lub cim xeeb. Nov yog lub sijhawm DDR lub cim xeeb yuav tsum tau pib.
  6. Nyem Ntshuam Register Configuration kom import tus nqi sau npe rau FDDR los ntawm cov ntawv uas twb muaj lawm file muaj cov nqi sau npe. Saib Table 1 rau kev sau npe configuration file syntax.
    Libero cia li khaws cov ntaub ntawv teeb tsa no hauv eNVM. Thaum FPGA rov pib dua, cov ntaub ntawv teeb tsa no yuav cia li muab theej rau hauv HPMS DDR.

Daim duab 1 • System Builder thiab HPMS DDR

Microsemi-IGLOO2-HPMS-DDR-Controller-Configuration-1

Table 1 • Sau npe Configuration File Syntax

  • ddrc_dyn_soft_reset_CR 0x00 ;
  • ddrc_dyn_refresh_1_CR 0x27DE ;
  • ddrc_dyn_refresh_2_CR 0x30F ;
  • ddrc_dyn_powerdown_CR 0x02 ;
  • ddrc_dyn_debug_CR 0x00 ;
  • ddrc_ecc_data_mask_CR 0x0000 ;
  • ddrc_addr_map_col_1_CR 0x3333 ;

HPMS DDR Controller Configuration

Thaum koj siv HPMS DDR Controller kom nkag mus rau sab nraud DDR Nco, DDR Controller yuav tsum tau pib thaum lub sijhawm ua haujlwm. Qhov no yog ua los ntawm kev sau cov ntaub ntawv teeb tsa rau DDR kev tswj hwm kev teeb tsa kev sau npe. Hauv IGLOO2, eNVM khaws cov ntaub ntawv teev npe teeb tsa thiab tom qab FPGA rov pib dua, cov ntaub ntawv teeb tsa tau theej los ntawm eNVM mus rau HPMS DDR cov ntawv tshwj xeeb rau kev pib.

HPMS DDR Control Registers
HPMS DDR Controller muaj cov txheej txheem sau npe uas yuav tsum tau teeb tsa thaum lub sijhawm ua haujlwm. Cov nqi tsim nyog rau cov ntawv sau npe no sawv cev rau qhov sib txawv, xws li DDR hom, PHY dav, hom tawg, thiab ECC. Yog xav paub meej txog DDR tswj kev teeb tsa kev sau npe thov xa mus rau Microsemi IGLOO2 Tus Neeg Siv Khoom Qhia
HPMS MDDR Registers Configuration

Txhawm rau qhia qhov DDR Register tus nqi:

  1. Siv cov ntawv nyeem sab nraud ntawm Libero SoC, npaj cov ntawv nyeem file muaj cov npe sau npe thiab cov nqi, xws li hauv daim duab 1-1.
  2. Los ntawm System Builder's Memory tab, nyem Ntshuam Register Configuration.
  3. Nkag mus rau qhov chaw ntawm Cov Ntawv Sau Npe Configuration file koj tau npaj hauv Kauj Ruam 1 thiab xaiv cov file mus import.

Daim duab 1-1 • Sau npe Configuration Data – Text Format

Microsemi-IGLOO2-HPMS-DDR-Controller-Configuration-2

HPMS DDR Initialization
Cov ntaub ntawv Register Configuration koj import rau HPMS DDR yog loaded rau hauv eNVM thiab theej rau HPMS DDR configuration registers thaum FPGA reset. Tsis muaj tus neeg siv yuav tsum tau ua kom pib HPMS DDR ntawm lub sijhawm ua haujlwm. Qhov no automated pib kuj tseem ua qauv hauv simulation.

Chaw nres nkoj piav qhia

DDR PHY Interface
Cov chaw nres nkoj no tau nthuav tawm nyob rau theem sab saum toj ntawm System Builder generated block. Yog xav paub ntxiv, sab laj IGLOO2 System Builder User Guide. Txuas cov chaw nres nkoj no rau koj lub cim xeeb DDR.

Table 2-1 • DDR PHY Interface

Chaw nres nkoj npe Kev taw qhia Kev piav qhia
MDDR_CAS_N Tawm DRAM CASN
MDDR_CKE Tawm DRAM CKE
MDDR_CLK Tawm moos, P sab
MDDR_CLK_N Tawm moos, N sab
MDDR_CS_N Tawm DRAM CSN
MDDR_ODT Tawm DRAM ODT
MDDR_RAS_N Tawm DRAM RASN
MDDR_RESET_N Tawm DRAM Reset rau DDR3
MDDR_WE_N Tawm DRAM WEN
MDDR_ADDR[15:0] Tawm Dram Address bits
MDDR_BA[2:0] Tawm Dram Bank Chaw Nyob
MDDR_DM_RDQS ([3:0]/[1:0]/[0]) NCO Dram Data Mask
MDDR_DQS ([3:0]/[1:0]/[0]) NCO Dram Data Strobe Input/Output – P Sab
MDDR_DQS_N ([3:0]/[1:0]/[0]) NCO Dram Data Strobe Input/Output – N Sab
MDDR_DQ ([31:0]/[15:0]/[7:0]) NCO DRAM Cov ntaub ntawv nkag / tawm
MDDR_DQS_TMATCH_0_IN IN FIFO hauv teeb liab
MDDR_DQS_TMATCH_0_OUT Tawm FIFO tawm signal
MDDR_DQS_TMATCH_1_IN IN FIFO hauv teeb liab (32-ntsis nkaus xwb)
MDDR_DQS_TMATCH_1_OUT Tawm FIFO tawm teeb liab (32-ntsis nkaus xwb)
MDDR_DM_RDQS_ECC NCO Dram ECC Data Mask
MDDR_DQS_ECC NCO Dram ECC Data Strobe Input/Output – P Sab
MDDR_DQS_ECC_N NCO Dram ECC Data Strobe Input/Output – N Sab
MDDR_DQ_ECC ([3:0]/[1:0]/[0]) NCO DRAM ECC Cov ntaub ntawv nkag / tawm
MDDR_DQS_TMATCH_ECC_IN IN ECC FIFO hauv teeb liab
MDDR_DQS_TMATCH_ECC_OUT Tawm ECC FIFO tawm teeb liab (32-ntsis nkaus xwb)

Qhov dav ntawm qhov chaw nres nkoj rau qee qhov chaw nres nkoj hloov raws li kev xaiv ntawm PHY dav. Cov ntawv sau "[a:0]/[b:0]/[c:0]" yog siv los qhia cov chaw nres nkoj, qhov twg "[a:0]" yog hais txog qhov chaw nres nkoj dav thaum xaiv 32-ntsis PHY dav. , "[b:0]" sib raug rau 16-ntsis PHY dav, thiab "[c:0]" sib raug rau 8-ntsis PHY dav.

Khoom txhawb

Microsemi SoC Products Group rov qab nws cov khoom nrog ntau yam kev pabcuam, suav nrog Kev Pabcuam Cov Neeg Siv Khoom, Lub Chaw Pabcuam Cov Neeg Siv Khoom, a website, electronic mail, thiab chaw muag khoom thoob ntiaj teb. Cov ntawv txuas ntxiv no muaj cov ntaub ntawv hais txog kev tiv tauj Microsemi SoC Products Group thiab siv cov kev pabcuam txhawb nqa no.

Kev Pabcuam Cov Neeg Siv Khoom
Hu rau Lub Chaw Pabcuam Cov Neeg Siv Khoom rau kev txhawb nqa cov khoom lag luam uas tsis yog khoom siv, xws li cov nqi khoom, kev hloov khoom dua tshiab, cov ntaub ntawv hloov tshiab, kev txiav txim raws li txoj cai, thiab kev tso cai.
Los ntawm North America, hu rau 800.262.1060
Los ntawm lwm lub ntiaj teb, hu rau 650.318.4460 Fax, los ntawm txhua qhov chaw hauv ntiaj teb, 408.643.6913

Customer Technical Support Center
Microsemi SoC Products Group ua haujlwm rau nws Lub Chaw Pabcuam Cov Neeg Siv Khoom nrog cov kws tshaj lij engineers uas tuaj yeem pab teb koj cov khoom kho vajtse, software, thiab tsim cov lus nug txog Microsemi SoC Cov Khoom. Lub Chaw Pabcuam Cov Neeg Siv Khoom siv sijhawm ntau heev los tsim cov ntawv thov, cov lus teb rau cov lus nug txog kev tsim qauv, cov ntaub ntawv ntawm cov teeb meem paub, thiab ntau yam FAQs. Yog li, ua ntej koj tiv tauj peb, thov mus saib peb cov kev pabcuam hauv online. Nws zoo li peb twb tau teb koj cov lus nug.

Kev pab txhawb nqa
Mus ntsib Cov Neeg Siv Khoom webxaib (www.microsemi.com/soc/support/search/default.aspx) kom paub ntau ntxiv thiab kev txhawb nqa. Muaj ntau cov lus teb muaj nyob rau hauv kev tshawb nrhiav web cov ntaub ntawv muaj xws li daim duab, duab, thiab txuas mus rau lwm yam kev pab ntawm lub webqhov chaw.

Webqhov chaw
Koj tuaj yeem xauj ntau yam ntaub ntawv qhia txog kev siv tshuab thiab tsis yog txheej txheem ntawm SoC home page, ntawm www.microsemi.com/soc.

Hu rau Customer Technical Support Center
Cov kws tshaj lij engineers ua haujlwm hauv Technical Support Center. Lub Chaw Pabcuam Kev Pabcuam tuaj yeem tiv tauj los ntawm email lossis los ntawm Microsemi SoC Products Group webqhov chaw.

Email
Koj tuaj yeem sib txuas lus koj cov lus nug txog kev ua haujlwm rau peb qhov chaw nyob email thiab tau txais cov lus teb rov qab los ntawm email, fax, lossis xov tooj. Tsis tas li, yog tias koj muaj teeb meem tsim, koj tuaj yeem xa email rau koj tus qauv tsim files tau txais kev pab. Peb niaj hnub saib xyuas tus email account txhua hnub. Thaum xa koj qhov kev thov rau peb, thov nco ntsoov suav nrog koj lub npe tag nrho, lub tuam txhab npe, thiab koj cov ntaub ntawv tiv toj kom ua tau zoo ntawm koj qhov kev thov.
Cov kev txhawb nqa email chaw nyob yog soc_tech@microsemi.com.

Kuv Cases
Microsemi SoC Products Group cov neeg siv khoom tuaj yeem xa thiab taug qab cov xwm txheej hauv online los ntawm kev mus rau My Cases.

Sab nraum Teb Chaws Asmeskas
Cov neeg siv khoom xav tau kev pab sab nraud Tebchaws Meskas cov sijhawm tuaj yeem hu rau kev txhawb nqa ntawm email (soc_tech@microsemi.com) lossis hu rau lub chaw muag khoom hauv zos. Cov npe chaw muag khoom tuaj yeem nrhiav tau ntawm
www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support
Rau kev txhawb nqa ntawm RH thiab RT FPGAs uas tau tswj hwm los ntawm International Traffic in Arms Regulations (ITAR), tiv tauj peb ntawm soc_tech_itar@microsemi.com ua. Xwb, hauv My Cases, xaiv Yes hauv ITAR drop-down list. Rau ib daim ntawv teev tag nrho ntawm ITAR-tswj Microsemi FPGAs, mus saib ITAR web nplooj.

Microsemi Corporation (NASDAQ: MSCC) muaj cov ntaub ntawv nthuav dav ntawm semiconductor kev daws teeb meem rau: aerospace, kev tiv thaiv thiab kev ruaj ntseg; kev lag luam thiab kev sib txuas lus; thiab kev lag luam thiab lwm yam kev lag luam hluav taws xob. Cov khoom lag luam suav nrog kev ua haujlwm siab, kev ntseeg siab ntawm cov khoom siv analog thiab RF, cov teeb liab sib xyaw thiab RF kev sib txuas ua ke, kho tau SoCs, FPGAs, thiab ua tiav subsystems. Microsemi yog lub hauv paus hauv Aliso Viejo, Calif. Kawm ntxiv ntawm www.microsemi.com.

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 Tebchaws Asmeskas Hauv Tebchaws Meskas: +1 949-380-6100 Ib Kev muag khoom: +1 949-380-6136 Ib
Fax: + 1 949-215-4996 Ib

© 2013 Microsemi Corporation. Txhua txoj cai. Microsemi thiab Microsemi logo yog cov cim lag luam ntawm Microsemi Corporation. Tag nrho lwm cov cim lag luam thiab cov cim kev pabcuam yog cov cuab yeej ntawm lawv cov tswv.

Cov ntaub ntawv / Cov ntaub ntawv

Microsemi IGLOO2 HPMS DDR Controller Configuration [ua pdf] Cov neeg siv phau ntawv qhia
IGLOO2 HPMS DDR Controller Configuration, IGLOO2, HPMS DDR Controller Configuration, DDR Controller Configuration, Configuration

Cov ntaub ntawv

Cia ib saib

Koj email chaw nyob yuav tsis raug luam tawm. Cov teb uas yuav tsum tau muaj yog cim *