ʻO Microsemi IGLOO2 HPMS DDR Configuration
Hoʻolauna
Loaʻa i ka IGLOO2 HPMS kahi mana DDR i hoʻopili ʻia (HPMS DDR). Hoʻolālā ʻia kēia mea hoʻoponopono DDR e kāohi i kahi hoʻomanaʻo DDR off-chip. Hiki ke kiʻi ʻia ka mea hoʻoponopono HPMS DDR mai ka HPMS (me ka HPDMA) a me ka lole FPGA.
Ke hoʻohana ʻoe i ka System Builder e kūkulu i kahi poloka ʻōnaehana me kahi HPMS DDR, hoʻonohonoho ʻo System Builder i ka mea hoʻoponopono HPMS DDR no ʻoe ma muli o kāu mau helu a me nā koho.
ʻAʻole pono ka hoʻonohonoho ʻokoʻa HPMS DDR e ka mea hoʻohana. No nā kikoʻī, e ʻoluʻolu e nānā i ka IGLOO2 System Builder User's Guide.
Mea Hana Pūnaewele
Mea Hana Pūnaewele
Ma em Builder e hoʻonohonoho aunoa i ka HPMS DDR.
- Ma ka ʻaoʻao ʻaoʻao Device Features of System Builder, e nānā i ka HPMS External DDR Memory (HPMS DDR).
- Ma ka papa Memories, koho i ka DDR Memory Type:
- DDR2
- DDR3
- LPDDR
- E koho i ka laulā o ka DDR Memory: 8, 16 a i ʻole 32
- E nānā iā ECC inā makemake ʻoe e loaʻa iā ECC no ka DDR.
- E komo i ka manawa hoʻonohonoho hoʻomanaʻo DDR. ʻO kēia ka manawa e pono ai ka hoʻomanaʻo DDR e hoʻomaka.
- Kaomi i ka Import Register Configuration e hoʻokomo i nā waiwai Kākau no ka FDDR mai kahi kikokikona i loaʻa file loaʻa nā waiwai hoʻopaʻa inoa. E nānā i ka Papa 1 no ka hoʻonohonoho hoʻopaʻa inoa file huaʻōlelo.
Mālama ʻo Libero i kēia ʻikepili hoʻonohonoho ma ka eNVM. Ma ka hoʻoponopono hou ʻana o FPGA, e kope kope ʻia kēia ʻikepili hoʻonohonoho i loko o ka HPMS DDR.
Kiʻi 1 • Mea Hana Pūnaewele a me HPMS DDR
Papa 1 • Kakau inoa File Syntax
- ddrc_dyn_soft_reset_CR 0x00 ;
- ddrc_dyn_refresh_1_CR 0x27DE ;
- ddrc_dyn_refresh_2_CR 0x30F ;
- ddrc_dyn_powerdown_CR 0x02 ;
- ddrc_dyn_debug_CR 0x00 ;
- ddrc_ecc_data_mask_CR 0x0000 ;
- ddrc_addr_map_col_1_CR 0x3333 ;
Hoʻonohonoho hoʻoponopono HPMS DDR
Ke hoʻohana ʻoe i ka HPMS DDR Controller e komo i kahi DDR Memory waho, pono e hoʻomaka ka DDR Controller i ka wā holo. Hana ʻia kēia ma ke kākau ʻana i ka ʻikepili hoʻonohonoho i nā papa inoa hoʻonohonoho hoʻonohonoho DDR controller. Ma IGLOO2, mālama ka eNVM i ka ʻikepili hoʻonohonoho hoʻopaʻa inoa a ma hope o ka hoʻonohonoho hou ʻana o FPGA, kope ʻia ka ʻikepili hoʻonohonoho mai ka eNVM a i nā papa inoa hoʻolaʻa a HPMS DDR no ka hoʻomaka ʻana.
HPMS DDR Mana Hoʻopaʻa inoa
Loaʻa i ka HPMS DDR Controller kahi papa inoa e pono e hoʻonohonoho i ka wā holo. Hōʻike nā koina hoʻonohonoho no kēia mau papa inoa i nā ʻāpana like ʻole, e like me ke ʻano DDR, ka laulā PHY, ke ʻano burst, a me ka ECC. No nā kikoʻī piha e pili ana i nā papa inoa hoʻonohonoho DDR controller e ʻoluʻolu e nānā i ka Microsemi IGLOO2 User's Guide
Hoʻopaʻa inoa HPMS MDDR
No ka wehewehe ʻana i nā waiwai DDR Register:
- E hoʻohana i ka mea hoʻoponopono kikokikona ma waho o Libero SoC, e hoʻomākaukau i kahi kikokikona file Aia nā inoa a me nā waiwai, e like me ke kiʻi 1-1.
- Mai ka ʻaoʻao hoʻomanaʻo ʻo System Builder, kaomi i ka Import Register Configuration.
- E hoʻokele i kahi o ka kikokikona hoʻonohonoho hoʻopaʻa inoa file ua hoʻomākaukau ʻoe ma ka ʻanuʻu 1 a koho i ka file e lawe mai.
Kiʻi 1-1 • Hoʻopaʻa inoa i ka ʻikepili hoʻonohonoho - Hōʻano kikokikona
Hoʻomaka HPMS DDR
Hoʻokomo ʻia ka ʻikepili hoʻonohonoho hoʻopaʻa inoa āu e lawe mai ai no ka HPMS DDR i loko o ka eNVM a kope ʻia i nā papa inoa hoʻonohonoho HPMS DDR ma ka hoʻonohonoho hou ʻana o FPGA. ʻAʻohe mea hoʻohana e koi ʻia e hoʻomaka i ka HPMS DDR i ka wā holo. Hoʻohālike pū ʻia kēia hoʻomaka ʻana ma ka simulation.
Wehewehe Awa
DDR PHY Interface
Hōʻike ʻia kēia mau awa ma ka pae kiʻekiʻe o ka poloka i hana ʻia e System Builder. No nā kikoʻī, e nānā i ka IGLOO2 System Builder User Guide. Hoʻohui i kēia mau awa i kāu hoʻomanaʻo DDR.
Papa 2-1 • DDR PHY Interface
inoa awa | Kuhikuhi | wehewehe |
MDDR_CAS_N | Iwaho | DRAM CASN |
MDDR_CKE | Iwaho | DRAM CKE |
MDDR_CLK | Iwaho | Uaki, aoao P |
MDDR_CLK_N | Iwaho | Uaki, N aoao |
MDDR_CS_N | Iwaho | DRAM CSN |
MDDR_ODT | Iwaho | DRAM ODT |
MDDR_RAS_N | Iwaho | DRAM RASN |
MDDR_RESET_N | Iwaho | Hoʻoponopono hou DRAM no DDR3 |
MDDR_WE_N | Iwaho | DRAM WEN |
MDDR_ADDR[15:0] | Iwaho | Dram Address bits |
MDDR_BA[2:0] | Iwaho | ʻO Dram Bank Address |
MDDR_DM_RDQS ([3:0]/[1:0]/[0]) | INOUT | Dram Data Mask |
MDDR_DQS ([3:0]/[1:0]/[0]) | INOUT | Dram Data Strobe Input / Output – ʻaoʻao P |
MDDR_DQS_N ([3:0]/[1:0]/[0]) | INOUT | Dram Data Strobe Input / Output - N ʻaoʻao |
MDDR_DQ ([31:0]/[15:0]/[7:0]) | INOUT | Hoʻokomo/Hanaʻike DRAM |
MDDR_DQS_TMATCH_0_IN | IN | FIFO ma ka hoailona |
MDDR_DQS_TMATCH_0_OUT | Iwaho | FIFO waho hōʻailona |
MDDR_DQS_TMATCH_1_IN | IN | FIFO ma ka hōʻailona (32-bit wale nō) |
MDDR_DQS_TMATCH_1_OUT | Iwaho | FIFO waho hōʻailona (32-bit wale nō) |
MDDR_DM_RDQS_ECC | INOUT | Dram ECC Ikepili Mask |
MDDR_DQS_ECC | INOUT | Dram ECC Data Strobe Input / Output - P ʻaoʻao |
MDDR_DQS_ECC_N | INOUT | Dram ECC ʻIkepili Strobe Hoʻokomo/Hanaʻana – N ʻaoʻao |
MDDR_DQ_ECC ([3:0]/[1:0]/[0]) | INOUT | DRAM ECC ʻIkepili Hoʻokomo/Hana |
MDDR_DQS_TMATCH_ECC_IN | IN | ECC FIFO ma ka hōʻailona |
MDDR_DQS_TMATCH_ECC_OUT | Iwaho | ECC FIFO hōʻailona waho (32-bit wale nō) |
Hoʻololi nā laula awa no kekahi mau awa ma muli o ke koho ʻana o ka laula PHY. Hoʻohana ʻia ka hōʻailona “[a:0]/[b:0]/[c:0]” e hōʻike i kēlā mau awa, kahi i kapa ʻia ai ʻo “[a:0]” i ka laula awa ke koho ʻia kahi laula PHY 32-bit. , “[b:0]” pili i ka 16-bit PHY laula, a “[c:0]” pili i ka 8-bit PHY laula.
Kākoʻo Huahana
Kākoʻo ʻo Microsemi SoC Products Group i kāna mau huahana me nā lawelawe kākoʻo like ʻole, me ka Customer Service, Customer Technical Support Center, a webpūnaewele, leka uila, a me nā keʻena kūʻai kūʻai honua. Aia i loko o kēia appendix ka ʻike e pili ana i ke kelepona ʻana iā Microsemi SoC Products Group a me ka hoʻohana ʻana i kēia mau lawelawe kākoʻo.
Lawelawe mea kūʻai mai
Hoʻokaʻaʻike i ka Customer Service no ke kākoʻo huahana ʻole, e like me ke kumu kūʻai huahana, hoʻonui huahana, ʻike hou, kūlana kauoha, a me ka ʻae.
Mai ʻAmelika ʻĀkau, e kelepona iā 800.262.1060
Mai ke koena o ka honua, e kelepona iā 650.318.4460 Fax, mai nā wahi a pau o ka honua, 408.643.6913
Kikowaena kākoʻo ʻenehana mea kūʻai
Hoʻohana ʻo Microsemi SoC Products Group i kāna Customer Technical Support Center me nā ʻenehana akamai loa e hiki ke kōkua i ka pane ʻana i kāu lako lako polokalamu, lako polokalamu, a me nā nīnau hoʻolālā e pili ana i nā huahana Microsemi SoC. Hoʻohana nui ka Customer Technical Support Center i ka hana ʻana i nā memo noi, nā pane i nā nīnau pōʻaiapili hoʻolālā maʻamau, nā palapala o nā pilikia i ʻike ʻia, a me nā FAQ like ʻole. No laila, ma mua o kou kelepona ʻana mai iā mākou, e ʻoluʻolu e kipa i kā mākou kumuwaiwai pūnaewele. Malia paha ua pane mua mākou i kāu mau nīnau.
Kākoʻo ʻenehana
E kipa i ka Customer Support webkahua pūnaewelewww.microsemi.com/soc/support/search/default.aspx) no ka ʻike hou aku a me ke kākoʻo. Nui nā pane i loaʻa ma ka huli ʻana web Aia nā kiʻi, nā kiʻi, a me nā loulou i nā kumuwaiwai ʻē aʻe ma ka webpaena.
Webpaena
Hiki iā ʻoe ke mākaʻikaʻi i nā ʻike loea a me ka ʻike ʻole ma ka ʻaoʻao home SoC, ma www.microsemi.com/soc.
Hoʻokaʻaʻike i ka Customer Technical Support Center
Hoʻohana nā ʻenekinia akamai loa i ka Center Support Center. Hiki ke hoʻopili ʻia ke kikowaena kākoʻo ʻenehana ma ka leka uila a ma o ka Microsemi SoC Products Group webpaena.
leka uila
Hiki iā ʻoe ke kamaʻilio i kāu mau nīnau loea i kā mākou leka uila a loaʻa nā pane ma ka leka uila, fax, a i ʻole kelepona. Eia kekahi, inā loaʻa iā ʻoe nā pilikia hoʻolālā, hiki iā ʻoe ke leka uila i kāu hoʻolālā files loaa kokua. Nānā mau mākou i ka moʻokāki leka uila a puni ka lā. Ke hoʻouna ʻoe i kāu noi iā mākou, e ʻoluʻolu e hoʻokomo i kou inoa piha, inoa ʻoihana, a me kāu ʻike pili no ka hoʻoponopono pono ʻana i kāu noi.
ʻO ka leka uila kākoʻo ʻenehana soc_tech@microsemi.com.
Ka'u mau hihia
Hiki i nā mea kūʻai aku o Microsemi SoC Products Group ke hoʻouna a hahai i nā hihia ʻenehana ma ka pūnaewele ma ka hele ʻana i My Cases.
Ma waho o ka US
Hiki i nā mea kūʻai aku ke kōkua ma waho o nā ʻāpana manawa US hiki ke hoʻopili i ke kākoʻo ʻenehana ma o ka leka uila (soc_tech@microsemi.com) a i ʻole e kelepona i kahi keʻena kūʻai kūloko. Hiki ke loaʻa nā papa inoa o ke keʻena kūʻai ma
www.microsemi.com/soc/company/contact/default.aspx.
Kākoʻo ʻenehana ITAR
No ke kākoʻo ʻenehana ma RH a me RT FPGA i hoʻoponopono ʻia e International Traffic in Arms Regulations (ITAR), e kelepona mai iā mākou ma o soc_tech_itar@microsemi.com. ʻO kahi ʻē aʻe, i loko o kaʻu mau hihia, koho iā ʻAe ma ka papa inoa hāʻule iho ITAR. No ka papa inoa piha o ITAR-regulated Microsemi FPGAs, e kipa i ka ITAR web ʻaoʻao.
Hāʻawi ʻo Microsemi Corporation (NASDAQ: MSCC) i kahi kōpili piha o nā hopena semiconductor no: aerospace, pale a me ka palekana; ʻoihana a me nā kamaʻilio; a me nā mākeke ikehu ʻenehana a me nā mea ʻē aʻe. Loaʻa nā huahana i nā mea hana kiʻekiʻe, kiʻekiʻe-reliability analog a me RF, hōʻailona hui ʻia a me RF integrated circuits, customizable SoCs, FPGAs, a me nā subsystem piha. Aia ʻo Microsemi ma Aliso Viejo, Kaleponi. E aʻo hou ma www.microsemi.com.
Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA I loko o ka USA: +1 949-380-6100 Kūʻai: +1 949-380-6136
Fax: +1 949-215-4996
© 2013 Microsemi Corporation. Ua mālama ʻia nā kuleana āpau. ʻO Microsemi a me ka Microsemi logo nā hōʻailona o Microsemi Corporation. ʻO nā hōʻailona ʻē aʻe āpau a me nā hōʻailona lawelawe ʻo ia ka waiwai o ko lākou mau mea nona.
Palapala / Punawai
![]() |
ʻO Microsemi IGLOO2 HPMS DDR Configuration [pdf] Ke alakaʻi hoʻohana IGLOO2 HPMS DDR Mea Mana Mana, IGLOO2, HPMS DDR Mana Mana Mana, DDR Mana Mana Mana, Mana Manawa. |