Zamkatimu kubisa

1 FPGA-IPUG-02043-1.6 FIR FIR FIRTER IP Kore

2.2 Malangizo Ogwiritsira Ntchito Zogulitsa:

2.2.1 1. Chiyambi:

2.2.2 2. Zowona Zamsanga:

2.2.2.1 Zida za LatticeXP2:

2.2.2.2 Zida za LatticeECP3:

2.2.2.3 Zida za LatticeECP5:

2.3 FAQ:

2.3.1 Q: Kodi cholinga cha FIR Filter IP Core ndi chiyani?

2.3.2 Q: Ndi mabanja ati a FPGA omwe amathandizidwa ndi FIR Filter IP Core?

2.3.3 Q: Ndi zida zotani zopangira zomwe zimagwirizana ndi FIR FIR FIRTER IP Core?

2.3.4 Q: Kodi zofunikira pakugwiritsa ntchito gwero la FIR FIR FIRTER IP Core pazida za LatticeECP5?

2.3.5 Zolemba / Zothandizira

2.3.5.1 Maumboni

FPGA-IPUG-02043-1.6 FIR FIR FIRTER IP Kore

Zambiri Zamalonda:

Zofotokozera:

FIR Filter IP Core idapangidwa kuti igwiritsidwe ntchito ndi LatticeXP2,
LatticeECP3, ndi LatticeECP5 FPGA zida. Imapereka masinthidwe
kwa ma tchanelo ndi matepi osiyanasiyana, pamodzi ndi zochulukitsa zosiyanasiyana
kutengera mtundu wa chipangizocho.

Malangizo Ogwiritsira Ntchito Zogulitsa:

1. Chiyambi:

FIR Sefa IP Core ndi chida champhamvu chosefera ma siginecha
mu mapulogalamu a FPGA. Imapereka kusefa kwa Finite Impulse Response
luso lokulitsa ntchito zopangira ma signature.

2. Zowona Zamsanga:

Zida za LatticeXP2:

1 Channel 64 Taps, 16 Multipliers

1 Channel 24 Taps, 6 Multipliers
1 Channel 48 Taps, 12 Multipliers

Chida Chochepa Chofunika: LFXP2-5E
Kugwiritsa Ntchito Zida: LUTs - 211, sysMEM - 4, EBRs - 250,
Registry - 1

Thandizo la Zida Zopangira: Lattice Diamond 3.10, Synplify Pro
F-2012.09L-SP1, Modelsim SE 10.2c, Active-HDL 8.2 Lattice
Kope

Zida za LatticeECP3:

4 Channels 64 Taps, 1 Multiplier

1 Channel 32 Taps, 32 Multipliers
1 Channel 32 Taps, 8 Multipliers

Chipangizo Chochepa Chofunika: LFE3-35EA
Kugwiritsa Ntchito Zida: LUTs - 866, sysMEM - 32, EBRs - 2041,
Registry - 64

Thandizo la Zida Zopangira: Lattice Diamond 3.10, Synplify Pro
F-2012.09L-SP1, Modelsim SE 10.2c, Active-HDL 8.2 Lattice
Kope

Zida za LatticeECP5:

4 Channels 64 Taps, 1 Multiplier

1 Channel 32 Taps, 32 Multipliers
1 Channel 32 Taps, 8 Multipliers

Chida Chochepa Chofunika: LFE5UM-85FEA
Kugwiritsa Ntchito Zida: LUTs - 248, sysMEM - 202, EBRs - 201,
Registry - 2

Thandizo la Zida Zopangira: Lattice Diamondi 3.10

FAQ:

Q: Kodi cholinga cha FIR Filter IP Core ndi chiyani?

A: Filter FIR IP Core idapangidwa kuti ipereke Finite Impulse
Kutha kusefa kwamayankhidwe pa ntchito zosinthira ma sign mu FPGA
mapulogalamu.

Q: Ndi mabanja ati a FPGA omwe amathandizidwa ndi FIR Filter IP
Zofunika?

A: FIR Filter IP Core imathandizira LatticeXP2, LatticeECP3, ndi
Mabanja a LatticeECP5 FPGA.

Q: Zida zopangira ziti zomwe zimagwirizana ndi FIR FIR FIRTH
Zofunika?

A: FIR Sefa IP Core ingagwiritsidwe ntchito ndi zida zamapangidwe monga
Lattice Diamondi, Synplify Pro, Modelsim SE, ndi Active-HDL Lattice
Kope.

Q: Kodi zofunikira pakugwiritsa ntchito zida za MOTO ndi chiyani
Sefa IP Core pazida za LatticeECP5?

A: Pazida za LatticeECP5, kugwiritsa ntchito zinthu kumaphatikizapo
LUTs - 248, sysMEM - 202, EBRs - 201, ndi Registers - 2.

View Fullscreen

FIR Sefa IP Core
Wogwiritsa Ntchito
FPGA-IPUG-02043-1.6
Juni 2021
Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide

Zamkatimu
Acronyms mu Document iyi …………………………………………………………………………………………………………………………………… …….5 1. Chiyambi ………………………………………………………………………………………………………………………………… ………………………………… 6 2. Quick Facts……………………………………………………………………………………………… …………………………………………………………..7 3. Features ……………………………………………………………………… ………………………………………………………………………………………………………………………… ……………………………………………………………………………………………………9
4.1. Chiwonetsero cha Interface Diagram………………………………………………………………………………………………………………………………… 10 4.2. FIR Filter Architecture ……………………………………………………………………………………………………………………………
4.2.1. Kukonzekera Mwachindunji………………………………………………………………………………………………………….10 4.2.2. Symmetric Implementation …………………………………………………………………………………………………………..11 4.2.3. Sefa ya Polyphase Interpolation FIR……………………………………………………………………………………………………..11 4.2.4. Zosefera za Polyphase Decimation FIR ……………………………………………………………………………………………………….12 4.2.5. Zosefera zamitundu yambiri za FIR ………………………………………………………………………………………………………………….12 4.3 . Tsatanetsatane wa Kakwaniritsidwe…………………………………………………………………………………………………………………….12 4.4. Kukonza Fir Selter Core …………………………………………………………………………………………………………..13 4.4.1. 13. Zosankha Zomanga………………………………………………………………………………………………………………………….XNUMX.
4.4.1.1. Kufotokozera kwa Coefficients ………………………………………………………………………………………………………………… Multiplier Multiplexing Factor ……………………………………………………………………………………………….13 4.4.1.2. Zosankha za I/O ……………………………………………………………………………………………………………………………………………………………………………………………………………… 14. Kuzungulira ………………………………………………………………………………………………………………………………….4.4.2. 15. Njira Zothandizira………………………………………………………………………………………………………………….4.4.2.1 15. Memory Type Zizindikiro za Signal ……………………………………………………………………………………………………………………………… 4.4.3 15. Kulumikizana ndi FIR Sefa IP Core …………………………………………………………………………………………………4.4.3.1 15. Data interface ……………………………………………………………………………………………………………………………. .4.5 16. Multiple Channels …………………………………………………………………………………………………………………………..4.6 17. Zosintha Zosiyanasiyana/Zosankha Zosintha…………………………………………………………………………………………….4.6.1 17. Reloadable Coefficients ………………………………………………………………………………………………………………..4.6.2 17. Zofotokozera za Nthawi………………………………………………………………………………………………………………………..4.6.3 17. Zokhudza Nthawi Yogwira Ntchito Pazida Zonse ………………………………………………………………………………..4.6.4 17. Nthawi Zomwe Zimagwira Ntchito ku LatticeXP4.7, LatticeECP18 ndi LatticeECP4.7.1 Implementations ……………….18 4.7.2. Nthawi Zomwe Zimagwira Ntchito pa LatticeECP2 ndi LatticeECP3 Implementations …………………………………..5 19. Zochunira za Parameta ………………………………………………………………………..4.7.3 3. Architecture Tab…………………………………………………………………………………………………………………………………………… 5 20. I/O Specification Tab ………………………………………………………………………………………………………………………………… ..5 21. Implementation Tab……………………………………………………………………………………………………………………………… . IP Core Generation and Evaluation…………………………………………………………………………………………….. 5.1. Licensing IP Core …………………………………………………………………………………………………………………………. .22 5.2. Kuyambapo ……………………………………………………………………………………………………………………………… ..24 5.3. IPexpress-Created Files ndi Top Level Directory Structure ……………………………………………………………………………31 6.4. Kufotokozera za Core……………………………………………………………………………………………………………………….32 6.5. Kuthamanga kwa Maseweredwe a Ntchito ………………………………………………………………………………………………………….32 6.6. Kuphatikizira ndi Kukwaniritsa Zofunika Kwambiri Pamapangidwe Apamwamba …………………………………………………………….32 6.7. Kuwunika kwa Hardware …………………………………………………………………………………………………………………………..33 6.7.1. Kuthandizira Kuwunika kwa Hardware mu Diamondi………………………………………………………………………………………… Kusintha/Kupanganso IP Core…………………………………………………………………………………………………….33 6.8. Kupanganso IP Core mu Daimondi ………………………………………………………………………………………………33 6.8.1. Kupanganso IP Core mu Clarity Designer Tool……………………………………………………………………………………….33 6.9. Kupanganso IP Core mu Clarity Designer Tool …………………………………………………………………………………………..34 Zolozera ………………… ………………………………………………………………………………………………………………………………………………… ..6.10 Technical Support Assistance ……………………………………………………………………………………………………………………………… ………34 Appendix A. Kugwiritsa Ntchito Zothandizira ……………………………………………………………………………………………………… …………35 LatticeECP36 Devices ……………………………………………………………………………………………………………………………… ……………………..37

© 2008-2021 Lattice Semiconductor Corp. Zizindikiro zonse za Lattice, zizindikiro zolembetsedwa, zovomerezeka, ndi zodzikanira zili momwemo zalembedwa pa www.latticesemi.com/legal. Mayina ena onse amtundu kapena malonda ndi zizindikilo kapena zizindikilo zolembetsedwa za eni ake. Mafotokozedwe ndi zambiri zomwe zili pano zitha kusintha popanda kuzindikira.

2 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide
LatticeXP2 Devices……………………………………………………………………………………………………………………………………… ……….37 ECP5 Devices…………………………………………………………………………………………………………………………… ……………………………….37 Revision History ………………………………………………………………………………………………………… ………………………………………………………38

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
Ziwerengero
Chithunzi 4.1. Top-Level Interface ya FIR Sefa IP Core…………………………………………………………………………………………….10 Chithunzi 4.2. Zosefera za Direct-form FIR ………………………………………………………………………………………………………………………………… .11 Chithunzi 4.3. Kukwaniritsa Sefa ya Symmetric Coefficients FIR …………………………………………………………………………………….11 Chithunzi 4.4. Polyphase Interpolator ………………………………………………………………………………………………………………………. . Polyphase Decimator ……………………………………………………………………………………………………………………………….11 Chithunzi 4.5. Functional Block Diagram ………………………………………………………………………………………………………………………. Tap and Coefficient Memory Management for a Sample FIR FIRITSI …………………………………………………………..13 Chithunzi 4.8. Single Channel, Single Rate FIR FIR yokhala ndi zolowetsa mosalekeza ………………………………………………………………….18 Chithunzi 4.9. Single Channel, Single Rate FIR Sefa yokhala ndi Mipata mu Zolowetsa ……………………………………………………………………………… Factorset Signals ……………………………………………………………………………………………………………………………… Chithunzi 18. Coefficient Reloading………………………………………………………………………………………………………………………..4.10 Chithunzi 18. Zosefera za Multi-Channel Single Rate FIR (Makanema 4.11) ……………………………………………………………………………………………… Multi-Channel (18 Channels) Interpolator (Factor of 4.12) ………………………………………………………………………..3 Chithunzi 19. Multi-Channel (4.13 Channels) Decimator (Factor of 3) …………………………………………………………………………..3 Chithunzi 19. Chosefera cha Multi-Channel Single Rate FIR (Makanema atatu) …………………………………………………………………………………………………………………………………………………………………………………………………… Multi-Channel (4.14 Channels) Interpolator (Factor of 3) ………………………………………………………………………..3 Chithunzi 19. Multi-Channel (4.15 Channels) Decimator (Factor of 3) …………………………………………………………………………..20 Chithunzi 4.16. Architecture Tab ya FIR Sefa IP Core Interface ……………………………………………………………………………………3 Chithunzi 3. I/O Specification Tab ya FIR Sefa IP Core Interface ………………………………………………………………………..20 Chithunzi 4.17. Tabu Yothandizira ya FIR Sefa IP Core Interface ………………………………………………………………………………3 Chithunzi 3. IPexpress Dialog Box ………………………………………………………………………………………………………………………….. 20 Chithunzi 5.1. Configuration Dialog Box …………………………………………………………………………………………………………………… . Clarity Designer Tool Dialog Box …………………………………………………………………………………………………………… Chithunzi 22 Chithunzi 5.2 . Fir Filter Dialog Box ………………………………………………………………………………………………………………………………………… .24 Chithunzi 5.3. IP Configuration Interface…………………………………………………………………………………………………………………26 Chithunzi 6.1. FIR Sefa ya IP Core Generated Directory Structure…………………………………………………………………………………….
Matebulo
Gulu 2.1. FIR Sefa IP Core ya LatticeXP2 Devices Quick Facts ………………………………………………………………………………….7 Table 2.2. FIR Sefa IP Core ya LatticeECP3 Devices Quick Facts ………………………………………………………………………………..7 Table 2.3. FIR Sefa IP Core ya LatticeECP5 Devices Quick Facts ………………………………………………………………………………..8 Table 4.1. Maximum Multiplier Multiplexing Factor for Different Configurations*…………………………………………………..15 Table 4.2. Matanthauzo a Port-Level Gulu 16. Kufotokozera kwa Parameter kwa FIR FIR FIR FIRTER IP Core …………………………………………………………………………………..5.1 Table 21. Architecture Tab…………………………………………………………………………………………………………………………………………… .5.2 Gulu 23. I/O Specification Tab ………………………………………………………………………………………………………………………………… …5.3 Gulu 25. Implementation Tab……………………………………………………………………………………………………………………………….5.4 Ndime 26. File List …………………………………………………………………………………………………………………………………………… …………31 Gulu A.1. Kagwiridwe Ntchito ndi Kagwiritsidwe Ntchito Kazinthu (LatticeECP3)* ……………………………………………………………………………..37 Table A.2. Kagwiridwe Ntchito ndi Kagwiritsidwe Ntchito Kazinthu (LatticeXP2)* ……………………………………………………………………………….37 Table A.3. Kagwiritsidwe Ntchito ndi Kagwiritsidwe Ntchito Kazachuma (LFE5U)* ………………………………………………………………………………………..37

4 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

Acronyms mu Document iyi

Mndandanda wama acronyms omwe amagwiritsidwa ntchito mu chikalatachi.

Mwachidule

Tanthauzo

MOYO

Finite Impulse Response

FPGA

Field-Programmable Gate Array

LED

kuwala-emitting diode

MLE

Makina Ophunzirira Makina

Sdhc

Safe Digital High Capacity

Chithunzi cha SDXC

Chitetezo cha Digital Extended Capacity

SPI

Chosalekeza Peripheral Chiyankhulo

VIP

Video Interface Platform

USB

Universal seri basi

Neuro Network

FIR Zosefera IP Core User Guide

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
1. Mawu Oyamba
The Lattice FIR (Finite Impulse Response) Fyuluta IP pachimake ndi chosinthika kwambiri, chamitundu yambiri FIR fyuluta, yogwiritsidwa ntchito pogwiritsa ntchito midadada ya sysDSPTM yapamwamba yopezeka mu zida za Lattice. Kuphatikiza pa zosefera zamtundu umodzi, IP core imathandiziranso zosefera zingapo za polyphase decimation ndi interpolation. Kugwiritsa ntchito ndi kusinthanitsa kungathe kuwongoleredwa potchula chinthu chochulukitsira chochulukira chomwe chimagwiritsidwa ntchito pokhazikitsa zosefera. FIR Sefa IP pachimake imathandizira mpaka mayendedwe 256, iliyonse imakhala ndi matepi a 2048. Deta yolowera, ma coefficient ndi makulidwe a data amatha kusinthidwa mosiyanasiyana. IP pachimake imagwiritsa ntchito kulondola kwathunthu kwamkati ndikuloleza kusinthika kosinthika ndi zosankha zingapo zakuchulukira ndi kuzungulira. Ma coefficients a fyuluta amatha kufotokozedwa panthawi yobadwa komanso/kapena kutulutsidwanso panthawi yothamanga kudzera pamadoko olowetsa. FIR Filter IP pachimake imatha kupangidwanso pogwiritsa ntchito Lattice FIR Filter Simulink® Model. Kuti mudziwe zambiri zakuyenda kwa Simulink, onani za FPGA Design yokhala ndi ispLEVER phunziro.

6 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide

2. Quick Facts

Table 2.1 kupyolera mu Table 2.3 imapereka mfundo zachangu za FIR Filter IP core pazida za LatticeXP2TM, LatticeECP3TM, ndi LatticeECP5TM.

Gulu 2.1. FIR Sefa IP Core ya LatticeXP2 Zida Zachangu Zowona

FIR IP Configuration

1 Channels 64 Taps
16 Ochulutsa

1 Channel 24 Taps 6 Multipliers

1 Channel 48 Taps 12 Multipliers

Kugwiritsa Ntchito Zofunikira Zofunikira
Thandizo la Zida Zopangira

Mabanja a FPGA Mabanja Othandizira Pazida Zing'onozing'ono Zofunika Zipangizo Zomwe Zikufunikira LUTs sysMEM EBRs Amalembetsa DSP Slice Lattice Implementation Synthesis Simulation

LFXP2-5E
211 4
250 1

LatticeXP2 LFXP2-40E LFXP2-40E-7F672C
241 4
272 1
Lattice Daimondi 3.10 Synplify Pro F-2012.09L-SP1
Modelsim SE 10.2c Active-HDL 8.2 Lattice Edition

LFXP2-8E
246 4
281 1

Gulu 2.2. FIR Sefa IP Core ya LatticeECP3 Devices Quick Facts

Kugwiritsa Ntchito Zofunikira Zofunikira
Thandizo la Zida Zopangira

FPGA Mabanja Othandizira Chipangizo Chaching'ono Chofunikira Chida Cholunjika cha LUTs sysMEM EBRs Registors MULT18X18 Lattice Implementation Synthesis Simulation

4 Channels 64 Taps
1 Wochulukitsa
866 32 2041 64

FIR IP Configuration
1 Channel 32 Taps 32 Multipliers
LatticeECP3 LFE3-35EA LFE3-150EA-6FN672C
212 2
199 4
Lattice Daimondi 3.10 Synplify Pro F-2012.09L-SP1
Modelsim SE 10.2c Active-HDL 8.2 Lattice Edition

1 Channel 32 Taps 8 Multipliers
200 4
303 6

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide

Gulu 2.3. FIR Sefa IP Core ya LatticeECP5 Devices Quick Facts

FIR IP Configuration

4 Channels 64 Taps
1 Wochulukitsa

1 Channel 32 Taps 32 Multipliers

1 Channel 32 Taps 8 Multipliers

Kugwiritsa Ntchito Zofunikira Zofunikira
Thandizo la Zida Zopangira

Mabanja a FPGA Mabanja Othandizira Pazida Zing'onozing'ono Zofunika Zipangizo Zomwe Zikufunikira LUTs sysMEM EBRs Amalembetsa DSP Slice Lattice Implementation Synthesis Simulation

ECP5

Chithunzi cha LFE5UM-85FEA

LFE5U-85F-6BG756C

248

202

201

222

199

303

Lattice Daimondi 3.10

Synplify Pro F-2012.09L-SP1

Aldec Active-HDL 10.3 Lattice Edition

ModelSim SE 10.2c

8 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide
3. Mbali
· Chiwerengero chosinthika chapampopi mpaka 2048 · Kulowetsa ndi ma coefficients m'lifupi mwa ma bits 4 mpaka 32 · Chithandizo cha ma tchanelo angapo mpaka ma tchanelo 256 · Decimation and Interpolation ratios from 2 to 256 · Support for the half-band fyuluta · Configurable parallelism kuchokera ku kufanana kwathunthu ku seriyo · Deta yosainidwa kapena yosasainidwa ndi ma coefficients · Coefficients symmetry ndi kukhathamiritsa koyipa kofananira · Thandizo la ma coefficients otsegulanso · Masamu olondola kwathunthu · Kusankhidwa kotulutsa m'lifupi ndi kulondola · Kusefukira kosankhidwa: kukulunga mozungulira kapena machulukitsidwe · Kuzungulira kosankhidwa: kudulidwa, kuzungulira mpaka ziro , kuzungulira kuchokera ku ziro, kuzungulira mpaka pafupi ndi kusinthasintha
kuzungulira · Kukula ndi kulondola kotchulidwa pogwiritsa ntchito mfundo zosasunthika · Kugwirana chanza kuti muzitha kulumikizana bwino

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
4. Kufotokozera Kwantchito
Mutuwu ukupereka kufotokozera kwachidziwitso cha IP FIR FIR FIR.
4.1. Chithunzi cha Interface
Chojambula chapamwamba chapamwamba cha FIR Filter IP pachimake chikuwonetsedwa pa Chithunzi 4.1.

Chithunzi 4.1. Chiyankhulo Chapamwamba cha FIR Sefa IP Core
4.2. FIR Zosefera Zomangamanga
FIR fyuluta ntchito pa deta samples akhoza kufotokozedwa ngati ntchito yachidule-za-katundu. Pazosefera za N-tap FIR, zolowetsa pano ndi sample ndi (N-1) zolowetsa m'mbuyomu sampLes amachulukitsidwa ndi zosefera za N ndipo zotsatira zake za N zimawonjezedwa kuti zipereke kutulutsa kumodziample monga momwe zilili pansipa.
(1)
Mu equation yomwe ili pamwambayi, hn, n=0,1,…, N-1 ndiye kuyankha kwamphamvu; xn, n=0,1,…, ndiye zolowa; ndi yn, n=0,1,…, ndi
zotuluka. Nambala ya zinthu zochedwa (N-1) imayimira dongosolo la fyuluta. Chiwerengero cha data yolowetsa samples (atsopano ndi am'mbuyo) omwe amagwiritsidwa ntchito powerengera zotulutsa chimodzi sample imayimira kuchuluka kwa matepi osefera (N).
4.2.1. Kukhazikitsa kwachindunji
Pakukhazikitsa kwachindunji komwe kukuwonetsedwa mu Chithunzi 4.2, zolowetsa sampLes idzasinthidwa kukhala mzere wa zolembera zosinthira ndipo kaundula aliyense wosinthira amalumikizidwa ndi chochulukitsa. Zogulitsa kuchokera kwa ochulukitsa zimaphatikizidwa kuti zipeze zotulutsa za FIRample.

10 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide
Chithunzi 4.2. Zosefera za Direct-form FIR
4.2.2. Kukhazikitsa kwa Symmetric
Kuyankha mwachangu kwa zosefera zambiri za FIR ndizofanana. Ma symmetry awa amatha kugwiritsidwa ntchito kuti achepetse zofunikira za masamu ndikupanga zosefera zomwe zili bwino m'dera. Ndizotheka kugwiritsa ntchito theka limodzi lokha la zochulukitsira ma symmetric coefficients poyerekeza ndi zomwe zimagwiritsidwa ntchito ngati fyuluta yofanana ndi ma coefficients osagwirizana. Kukhazikitsa kwa ma symmetric coefficients akuwonetsedwa mu Chithunzi 4.3.

Chithunzi 4.3. Symmetric Coefficients FIR FIR Flter Implementation
4.2.3. Zosefera za Polyphase Interpolation FIR
Chosefera cha polyphase interpolation chimagwiritsa ntchito fyuluta yophatikiza bwino ya 1-to-P yomwe ili pansipa, pomwe P ndi chiwerengero chachikulu kuposa 1. Chithunzi 4.4 chikuwonetsa polyphase interpolator, pomwe nthambi iliyonse imatchedwa polyphase.

Chithunzi 4.4. Polyphase Interpolator

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
Mu dongosolo ili, deta yolowera idzalowetsedwa mu polyphase iliyonse nthawi imodzi ndipo deta yotulutsa polyphase iliyonse idzatsitsidwa ngati s linanena bungwe.ampza MOTO. Chiwerengero cha polyphase ndi chofanana ndi interpolation factor. Ma coefficients amaperekedwa ku ma polyphase onse mofanana.
4.2.4. Sefa ya Polyphase Decimation FIR
Zosefera za polyphase decimation zimagwiritsa ntchito fyuluta yowonongeka ya P-to-1 yomwe ikuwonetsedwa pa chithunzi 4.5, pamene P ndi chiwerengero chachikulu kuposa 1.

Chithunzi 4.5. Polyphase Decimator
Mu dongosolo ili, zolowetsa sample imayikidwa motsatizana mu polyphase iliyonse yokhala ndi polyphase imodzi yokha yomwe imadyetsedwa nthawi imodzi. Pamene ma polyphase onse amadzazidwa ndi mongaample, zotsatira za ma polyphase zimaphatikizidwa ndikutsitsidwa monga zotulutsa za FIR. Mu chiwembu ichi, P kulowa samples kupanga imodzi yotulutsa sample, pomwe P ndiye chinthu chochepetsera.
4.2.5. Zosefera zamitundu yambiri za FIR
Ndizofala kwambiri kuwona zosefera za FIR zikugwiritsidwa ntchito pamakina ambiri. Kuchulukira kothekera kwa kusefera kwa FIR nthawi zambiri kumakhala kokwera kwambiri kuposa momwe zimafunikira panjira imodzi yomwe ikukonzedwa. Pazinthu zotere, ndikofunikira kugwiritsa ntchito zinthu zomwezo munthawi yochulukirachulukira kuti muzindikire zosefera za FIR zamitundu yambiri. Kupatula pakukhazikitsa kofananira, komwe ochulutsa okwanira amagwiritsidwa ntchito kuwerengera kofunikira pa wotchi imodzi, fyuluta ya FIR imagwiritsa ntchito tap yodziyimira payokha komanso kukumbukira kokwanira kuti idyetse chochulukitsa chilichonse. Chifukwa chake, kugwiritsa ntchito njira zambiri kumabweretsa kuchepa kwa kukumbukira kukumbukira poyerekeza ndi zosefera zingapo za FIR. Nthawi zina, pomwe ma tchanelo onse amagwiritsa ntchito coefficient seti yofanana, kugwiritsa ntchito fyuluta ya FIR yamitundu yambiri imakhala ndi advan yomveka bwino.tage yofunikira kukumbukira kocheperako.

4.3. Tsatanetsatane wa Kukhazikitsa
Chithunzi 4.6 chikuwonetsa chojambula chogwira ntchito cha FIR Filter IP core.

coeffin coeffe coeffset

Coefficient Memory

din

Zolemba Zolowetsa

Dinani Memory

Symmetry Adder

Multiplier Array

Mtengo wa Adder

Kukonza Zotulutsa

dout

inpvalid ibstart ifactor dfactor
zinthu

Control Logic
Chithunzi 4.6. Chithunzi cha Block Chogwira Ntchito

rfi yolepheretsa

12 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide
Deta ndi ma coefficients amasungidwa muzokumbukira zosiyanasiyana zomwe zikuwonetsedwa ngati tap memory ndi ma coefficients memory mu chithunzi pamwambapa. Symmetry adder imagwiritsidwa ntchito ngati ma coefficients ali ofanana. Gulu lochulutsa lili ndi chochulukitsira chimodzi kapena zingapo kutengera momwe wogwiritsa ntchito amafotokozera. Mtengo wa adder umapanga kuchuluka kwazinthu. Kutengera kasinthidwe, mtengo wa adder, kapena gawo lake, umayikidwa mkati mwa midadada ya DSP. The linanena bungwe processing chipika amachita linanena bungwe m'lifupi kuchepetsa ndi kulamulira mwatsatanetsatane. Chida ichi chili ndi malingaliro othandizira mitundu yosiyanasiyana yozungulira ndi kusefukira. Chotchinga chotchedwa Control Logic chimayang'anira kusanja kwa data ndi masamu kutengera mtundu wa fyuluta (kutanthauzira, kuwerengera kapena njira zambiri) ndi kuchulukitsa kochulukitsa.
Kukumbukira kwapampopi ndi kokwanira kumayendetsedwa mosiyana pamasinthidwe osiyanasiyana a FIR fyuluta. Chithunzi 4.7 chikuwonetsa magawo amakumbukidwe a 16-tap, 3-channel, symmetric FIR fyuluta yokhala ndi zochulukitsa ziwiri.

Chithunzi 4.7. Tap and Coefficient Memory Management for a Sampndi FIR FIR
Pachithunzichi, pali zokumbukira ziwiri zapampopi ndi kukumbukira kokwanira pa chochulukitsa chilichonse. Kuzama kwa kukumbukira kulikonse ndi ceil(taps/2/multiplier) *channel, yomwe ili 12 mu ex iyi.ample, pamene ceil (x) woyendetsa amabwezera nambala yowonjezera yowonjezera, ngati mtsutso wa x uli wochepa.

4.4. Kukonza FIR Filter Core
4.4.1. Zosankha Zomangamanga
Zosankha za ma tchanelo, kuchuluka kwa matepi, ndi mtundu wa zosefera ndizodziyimira pawokha ndipo zafotokozedwa mwachindunji pagawo la Architecture la IP core interface (onani Zikhazikiko za Parameter kuti mumve zambiri). Ngati polyphase decimator kapena interpolator ikufunika, decimation kapena interpolation factor ikhoza kufotokozedwa mwachindunji mu mawonekedwe. The decimation kapena interpolation factor imathanso kufotokozedwa kudzera m'madoko olowera panthawi yogwira ntchito posankha njira yofananira. Ngati njira ya Variable decimation (kapena Variable interpolation) factor yasankhidwa, chinthu cha decimation (kapena interpolation) chitha kusiyanasiyana kuchokera pawiri kupita ku Decimation factor (kapena Interpolation factor) kudzera padoko lolowera.
4.4.1.1. Kufotokozera kwa Coefficients Ma coefficients a fyuluta amatchulidwa pogwiritsa ntchito ma coefficients file. Ma coefficients file ndi malemba file ndi coefficient imodzi pamzere uliwonse. Ngati ma coefficients ali ofanana, bokosi loyang'ana kuti Symmetric Coefficients liyenera kufufuzidwa kuti IP core igwiritse ntchito zowonjezera zowonjezera kuti zichepetse chiwerengero cha ochulukitsa omwe amagwiritsidwa ntchito. Ngati bokosi la Symmetric Coefficients lasindikizidwa, theka limodzi lokha la ma coefficients ndilomwe limawerengedwa kuchokera ku coefficient. file. Kwa fyuluta ya n-tap symmetric coefficients, chiwerengero cha

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
ma coefficients amawerengedwa kuchokera ku ma coefficients file ndi wofanana ndi denga (n/2). Kwa zosefera zamitundu yambiri, ma coefficients a tchanelo 0 amatchulidwa koyamba, kutsatiridwa ndi a chaneli 1, ndi zina zotero. Pazosefera zamakanema ambiri, pali mwayi wofotokozera ngati ma coefficients ndi osiyana panjira iliyonse kapena ofanana (odziwika) pamakanema onse. Ngati ma coefficients ali ochuluka, seti imodzi yokha ya ma coefficients iyenera kutchulidwa mu ma coefficients file. Mtengo wa coefficient mu file ikhoza kukhala mu radix iliyonse (decimal, hexadecimal kapena binary) yosankhidwa ndi wogwiritsa ntchito. Wogwiritsa ntchito unary negative amagwiritsidwa ntchito pokhapokha ngati ma coefficients atchulidwa mu decimal radix. Pama hexadecimal ndi ma binary, manambalawo amayenera kuyimiridwa mumitundu iwiri yothandizirana. Exampndi coefficients file mumtundu wa decimal pa 11tap, 16-bit coefficients set yaperekedwa pansipa. Mu example, ma coefficients binary point ndi 0. -556 -706 -857 -419 1424 5309 11275 18547 25649 30848 32758 An exampndi coefficients file m'malo oyandama pamutu womwe uli pamwambapa pomwe ma Coefficients binary point malo ndi 8, aperekedwa pansipa. Ma coefficients adzawerengedwa kuti agwirizane ndi data ya 16.8 yomwe 16 ndi m'lifupi mwake mwa ma coefficients, ndipo 8 ndi m'lifupi mwa gawo laling'ono. -2.1719 -2.7578 -3.3477 -1.6367 5.5625 20.7383 44.043 72.45 100.0191 120.5 127.96 Ngati cheke bokosi Reloadable Coefficients kufufuzidwa, ndi IR coefficients pa recores ntchito kuti fyuluta. Ndi njirayi, ma coefficients omwe amafunidwa ayenera kuyikidwa musanayambe ntchito ya fyuluta. Ma coefficients ayenera kuikidwa mu dongosolo linalake lomwe limatsimikiziridwa ndi pulogalamu yoperekedwa ndi IP core. IP core imathanso kusankha kukonzanso mkati, ngakhale kugwiritsa ntchito zowonjezera. Ngati njirayi ikufunidwa, bokosi loyang'ana Bwezeraninso Coefficients Mkati likhoza kufufuzidwa. Ndi njirayi, ma coefficients amatha kukwezedwa mwadongosolo lokhazikika mpaka pachimake.
4.4.1.2. Multiplier Multiplexing Factor Kupititsa patsogolo ndi kugwiritsa ntchito gwero kungawongoleredwe mwa kupereka mtengo woyenerera ku Multiplier Multiplexing Factor parameter. Kugwira ntchito kofananira (chidziwitso chimodzi pa nthawi ya wotchi) kungapezeke mwa kukhazikitsa Multiplier Multiplexing Factor ku 1. Ngati Multiplier Multiplexing Factor imayikidwa pamtengo wochuluka womwe ukuwonetsedwa mu mawonekedwe, ntchito yonse yotsatizana imathandizidwa ndipo imatenga mpaka n. mawotchi kuti awerengere deta imodzi yotulutsa sample, pomwe n ndi chiwerengero cha matepi a fyuluta ya FIR yosafanana ndi theka la chiwerengero cha matepi a fyuluta yofananira ya FIR. Mtengo wapamwamba wa Multiplier Multiplexing Factor pamasinthidwe osiyanasiyana a fyuluta ya n-tap FIR waperekedwa mu Table 4.1.

14 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide

Gulu 4.1. Maximum Multiplier Multiplexing Factor for Different Configurations*

FIR Type Non-symmetric Symmetric Half-band

Single Rate n Ceil(n/2) floor((n+1)/4)+1

Interpolator with Factor=i Ceil(n/i) Ceil(n/2i) floor((n+1)/4)

*Zindikirani: Malo ogwiritsira ntchito (x) amabwezera nambala yocheperapo yotsatira, ngati x ndi mtengo wochepa.

Decimator yokhala ndi Factor Ceil(n/d) Ceil(n/2d) pansi((n+1)/8)+1

4.4.2. Zosankha za I/O
Zowongolera mu tabu ya mawonekedwe a I/O Specifications amagwiritsidwa ntchito kufotokozera m'lifupi mwake ndi njira zolondola munjira ya data. M'lifupi ndi malo a binary a data yolowera ndi ma coefficients amatha kufotokozedwa paokha. Kuchokera m'lifupi mwake, m'lifupi mwake ndi kuchuluka kwa matepi, m'lifupi mwake m'lifupi mwake ndi malo enieni a mfundo za binary zimakhazikika. Kutulutsa kolondola kwathunthu kumasinthidwa kukhala m'lifupi mwake mwa kutsitsa pang'onopang'ono (LS) ndi ma bits ofunikira kwambiri (MS) ndikuchita mozungulira ndikusefukira. Zomwe zimatulutsidwa zimatchulidwa ndi kukula kwake ndi gawo la malo a binary point.
4.4.2.1. Kuzungulira
Zosankha zisanu zotsatirazi zimathandizidwa pozungulira: · Palibe Imataya ting'onoting'ono zonse kumanja kwa zotulutsa zosafunikira kwambiri ndikusiya zotulukazo nzosakonzedwa. · Kumazungulira mpaka nambala yapafupi kwambiri. Kuzungulira kutali ndi ziro Kuzungulira kutali ndi ziro ngati gawo la magawo lili ndendende theka. Kuzungulira mpaka ziro Kuzungulira mpaka ziro ngati gawo lomwe lili ndi theka ndendende. Kuzungulira mozungulira mozungulira mpaka mtengo wapafupi ngati gawo laling'ono lili ndendende theka.

4.4.3. Kukhazikitsa Zosankha
4.4.3.1. Mtundu wa Memory
FIR Filter IP pachimake imagwiritsa ntchito kukumbukira kusunga deta yochedwa, ma coefficients ndi masanjidwe ena, zolowetsa kapena zotulutsa. Kuchuluka kwa mayunitsi okumbukira omwe amagwiritsidwa ntchito kumadalira magawo angapo kuphatikiza kukula kwa data, kuchuluka kwa matepi, mtundu wa zosefera, kuchuluka kwa ma tchanelo ndi ma coefficient symmetry. Nthawi zambiri, chochulukitsa chilichonse chimafunikira gawo limodzi la kukumbukira kwa data ndi gawo limodzi la kukumbukira. Zosefera za Interpolation kapena decimation zitha kugwiritsanso ntchito zolowetsa kapena zotulutsa. Njira yolumikizira mtundu wa kukumbukira ingagwiritsidwe ntchito kufotokoza ngati EBR kapena kukumbukira kogawidwa kumagwiritsidwa ntchito pa data, coefficient, input and output storage. Njira yotchedwa Auto imasiya chisankhocho ku chida cha IP generator, chomwe chimagwiritsa ntchito EBR ngati kukumbukira kuli kozama kuposa malo a 128 ndikugawa kukumbukira kwina.

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide

4.5. Mafotokozedwe a Signal
Kufotokozera kwa madoko a Input/Output (I/O) a IP Filter IP core aperekedwa mu Table 4.2.

Gulu 4.2. Matanthauzo a Port-Level

Port

Bits

General O / O.

clk

rstn

din

Lowetsani m'lifupi mwa data

osavomerezeka

kudandaula zatha
rfi

Output wide 1
1

Pamene Reloadable coefficients asankhidwa

coeffin

Zolemba 1*

khofi

Ine/O

Kufotokozera

Wotchi yamakina ya data ndikuwongolera zolowa ndi zotuluka.

System wide asynchronous active-low reset signal.

Lowetsani deta.

Lowetsani chizindikiro chovomerezeka. Zomwe zalowetsedwa zimawerengedwa pokhapokha

zosavomerezeka ndizokwera.

Zotulutsa.

Zotsatira za data qualifier. Kutulutsa kwa data kumakhala kovomerezeka pokhapokha

chizindikiro ichi ndi chokwera.

Okonzeka kulowa. Izi zotulutsa, zikakwera, zikuwonetsa kuti IP

pachimake ndi wokonzeka kulandira deta yotsatira. Deta yovomerezeka ikhoza

ingagwiritsidwe ntchito pa din pokhapokha ngati rfi inali yokwera pa wotchi yapitayi

kuzungulira.

Kuyika kwa Coefficients. Ma coefficients ayenera kuchotsedwa

kudzera padoko ili mwatsatanetsatane. Onani gawoli

Kulumikizana ndi FIR Sefa IP pachimake kuti mumve zambiri.

Zikanenedwa, mtengo wa coeffin wa basi udzalembedwa

coefficient kukumbukira.

ndalama

Izi zimagwiritsidwa ntchito kuwonetsa zosefera kuti zigwiritse ntchito posachedwa

seti yodzaza ndi coefficient. Chizindikiro ichi chiyenera kugwedezeka kwambiri

kuzungulira koloko imodzi pambuyo potsitsa gawo lonse la coefficient

pogwiritsa ntchito coeffin ndi coeffe.

Pamene Chiwerengero cha ma tchanelo ndi chachikulu kuposa 1

ibstart

Kuyamba kwa block block. Pazakusintha kwamakanema ambiri, izi

imazindikiritsa tchanelo 0 pazolowera.

yambitsa

Kuyamba kwa block block. Kwa masanjidwe amakanema ambiri, izi

zotuluka zimazindikiritsa njira 0.

Pamene Variable interpolation factor kapena Variable decimation factor yafufuzidwa

ifactor

ceil (Log2(Interpolation

Mtengo wa Interpolation factor

factor+1))

dfactor

denga (Log2(Decimation factor+1))

Mtengo wa Decimation factor

zinthu

Imakhazikitsa interpolation factor kapena decimation factor.

Zosankha za I/Os

Koloko Yambitsani. Ngakhale chizindikiro ichi sichikutsimikiziridwa, maziko adzatero

musanyalanyaze zolowetsa zina zonse ndikusunga zomwe zilipo

boma

Kukhazikitsanso Kogwirizana. Pamene ananenetsa kwa osachepera koloko imodzi

cycle, zolembetsa zonse mu IP core zimakhazikitsidwa kuti zikhazikitsidwenso

boma.

Zindikirani: 1. Kukula kwa mtundu wosainidwa ndi kumasulira kofananira ndi Coefficients wide +1. 2. M'lifupi mwa kumasulira kosasaina ndi kofanana ndi Coefficients wide +2. 3. Kukula kwa milandu ina yonse ndi Coefficients wide.

16 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide

4.6. Kulumikizana ndi FIR Sefa IP Core
4.6.1. Mawonekedwe a data
Deta imalowetsedwa pachimake kudzera mu din ndikutuluka kuchokera pachimake kudzera pa dout.

4.6.2. Ma Channel angapo
Pakukhazikitsa njira zambiri, madoko awiri, ibstart ndi obstart, amapezeka pakatikati pa IP kuti alumikizitse manambala amayendedwe. Ibstart yolowetsa imagwiritsidwa ntchito kuzindikiritsa njira 0 zomwe zimagwiritsidwa ntchito pazolowetsa. Zomwe zimayambira zimakwera nthawi imodzi ndi data 0 yotulutsa.

4.6.3. Zosintha Zosintha / Decimation Factor
Pamene interpolation (kapena decimation) factor is variable, the ports ifacter (kapena dfactor) ndi factoret amawonjezeredwa pa IP core. The interpolation (kapena decimation) factor yomwe ikugwiritsidwa ntchito pa port ifactor (kapena dfactor) imayikidwa pamene strobe signal factoret ili pamwamba. Pamene kutanthauzira (kapena decimation) chinthu chikusintha, zotuluka rfi zimatsika pang'ono. Ikakweranso, fyulutayo imagwira ntchito ngati fyuluta (kapena yochepetsera) yogwirizana ndi mtengo watsopano.

4.6.4. Ma Coefficients Otsitsimutsanso
Pamene Reloadable Coefficients asankhidwa, madoko awiri owonjezera, coeffin ndi coefffe, amagwiritsidwa ntchito pokonzanso ma coefficients. Ma coefficients onse ayenera kuikidwa mu gulu limodzi, ndikusunga chizindikiro kuti coeffwe pamwamba pa nthawi yonse yotsegula. Ma coefficients onse akayikidwa, cholumikizira cha siginecha chiyenera kukwezedwa mmwamba kwa wotchi imodzi kuti ma coefficients atsopano ayambe kugwira ntchito.
Pali njira ziwiri zomwe ma coefficients angagwiritsidwe ntchito pobwezeretsanso kukumbukira kwa coefficients, monga momwe tafotokozera ndi Reorder Coefficients Inside parameter.
Ngati Reorder Coefficients Mkati sanasankhidwe, ma coefficients ayenera kugwiritsidwa ntchito motsatizana kuti mutsegulenso kukumbukira kwa ma coefficients. Ma coefficients aiwisi, monga afotokozedwera mu ma coefficients file, zitha kusinthidwa kukhala zotsatizana zomwe zitha kutsitsidwanso pogwiritsa ntchito pulogalamu ya coefficients generation coeff_gen.exe (ya Windows) yomwe ikupezeka pansi pa chikwatu cha gui mu chikwatu chokhazikitsa IP (kwa ex.ample, pansi pa C:LatticeCofir_core_v6.0gui chikwatu). Mayina a pulogalamu yopangira ma coefficient a UNIX ndi Linux ndi coeff_gen_s ndi coeff_gen_l motsatana. Kwa Windows, pulogalamuyi imayitanidwa motere:
coeff_gen.exefile_dzina>.lpc
Zindikirani: Ngati mu lpc file, mtengo wa parameter varcoeff= ndi Inde, chonde sinthani kukhala Ayi musanapange ROM filepamanja.
Lamuloli limasintha ma coefficients muzolowera file, monga momwe adatchulidwira ndi coefffile= parameter mu lpc file, mpaka kutsatizana kwa ma coefficients file amatchedwa coeff.mem. Onani kuti linanena bungwe file ikhoza kukhala ndi ma coefficients ochulukirapo kuposa momwe analili poyambilira chifukwa choyika ziro coefficients. Ma coefficients onse muzotulutsa file, kuphatikizapo ziro, ziyenera kugwiritsidwa ntchito motsatizana kudzera pa doko la coeffin. Kuti mupeze kutsatizana kwa ma coefficients, sinthani ma coefficients olowera file ndi manambala otsatizana (mwachitsanzo 1,2) ndi IP idzayendetsa file zokha. M'mawonekedwe a reloadable coefficients, pachimake sichidzakhala chokonzekera kugwira ntchito (kutulutsa kwa rfi sikudzakhala kwakukulu) mpaka ma coefficients atayidwa ndipo coeffset imatsimikiziridwa kuti ndi yokwera.
Parameter Reorder Coefficients Mkati ikasankhidwa, ma coefficients adzakonzedwanso mkati mwa IP core osafuna kuyitanitsanso pamanja momwe tafotokozera kale. Ndi njirayi, kuyitanitsanso malingaliro kumawonjezedwa pakatikati pa IP ndipo wogwiritsa ntchito amatha kugwiritsa ntchito ma coefficients motsatana bwino.
Munjira iyi, ngati chizindikiro cha Symmetric Coefficients chasankhidwa, theka la ma coefficients operekedwa lidzagwiritsidwa ntchito. Za example, ngati ndondomeko ya coefficient yaiwisi ndi: 1 2 3 4 5 6 5 4 3 2 1, ma coefficients omwe adzagwiritsidwe ntchito adzakhala 1 2 3 4 5 6.
Mofananamo, ngati Half Band yasankhidwa, ma coefficients onse olowa m'malo ofananirako, kupatula omaliza, adzatayidwa. Za example, ngati ma coefficient alowetsedwe aiwisi ndi: 1 0 2 0 3 0 4 0 5 6 5 0 4 0 3 0 2 0 1, ma coefficients omwe adzagwiritsidwe adzakhala 1 2 3 4 5 6.
Zindikirani: Ngati parameter varcoeff= mu lpc file yakhazikitsidwa ku Inde, sinthani kukhala Ayi musanapange ma coefficients atsopano file.

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
4.7. Zofotokozera za Nthawi
Zithunzi zanthawi ya FIR Sefa IP pachimake zaperekedwa mu Chithunzi 4.8 kudzera pa Chithunzi 4.17. Dziwani kuti pali mitundu yosiyanasiyana ya nthawi yazinthu zina za FIR zosefera pogwiritsa ntchito zida za Lattice XP2/ECP3/ECP5. Chithunzi 4.8 kupyolera mu Chithunzi 4.11 chikugwiritsidwa ntchito kuzinthu zonse za MOTO.
4.7.1. Kufotokozera Kwa Nthawi Kumagwira Ntchito Pazida Zonse
Chithunzi 4.8. Single Channel, Single Rate FIR FIR yokhala ndi zolowetsa mosalekeza

Chithunzi 4.9. Single Channel, Single Rate FIR Sefa yokhala ndi Mipata muzolowetsa Chithunzi 4.10. Factorset Signals
Chithunzi 4.11. Coefficient Reloading

18 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide
4.7.2. Nthawi Zomwe Zimagwira Ntchito ku LatticeXP2, LatticeECP3 ndi LatticeECP5 Implementations
Kuphatikiza pa ziwerengero zam'mbuyomu, Chithunzi 4.12 kupyolera mu Chithunzi 4.14 chikugwiritsidwa ntchito pogwiritsira ntchito zipangizo zonse za LatticeXP2, LatticeECP3, ndi LatticeECP5: kusagwirizana kolakwika, theka la band, kutanthauzira kosinthika ndi kuchepetsa, ndi kugwiritsa ntchito ochulukitsa 36 × 36.
Chithunzi 4.12. Zosefera za Multichannel Single Rate FIR (makanema atatu)

Chithunzi 4.13. Multi-Channel (3 Channels) Interpolator (Factor of 3)

Chithunzi 4.14. Multi-Channel (3 Channels) Decimator (Factor of 3)

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
4.7.3. Nthawi Zomwe Zimagwira Ntchito ku LatticeECP3 ndi LatticeECP5 Implementations
Monga tanenera poyamba, Chithunzi 4.15 kupyolera mu Chithunzi 4.17 chikugwira ntchito ku zipangizo zonse za LatticeECP3 ndi Lattice ECP5 kupatula zomwe zatchulidwa m'gawo lapitalo.

Chithunzi 4.15. Zosefera za Multichannel Single Rate FIR (makanema atatu)

Chithunzi 4.16. Multi-Channel (3 Channels) Interpolator (Factor of 3)

Chithunzi 4.17. Multi-Channel (3 Channels) Decimator (Factor of 3)

20 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide

5. Makonda a Parameter

Zida za IPexpress ndi Clarity Designer zimagwiritsidwa ntchito popanga ma IP ndi ma module omanga mu pulogalamu ya Diamondi. Mutha kulozera ku gawo la IP Core Generation and Evaluation momwe mungapangire IP.
Table 5.1 imapereka mndandanda wa magawo omwe angasinthidwe ndi FIR Filter IP core. Zokonda za parameter zimafotokozedwa pogwiritsa ntchito mawonekedwe a FIR Filter IP core Configuration mu IPexpress kapena Clarity Designer. Zosankha zambiri za FIR Filter IP core parameter zagawika pama tabu angapo a mawonekedwe monga tafotokozera m'mutu uno.

Gulu 5.1. Zofotokozera za Parameter za FIR FIR FIRTER IP Core

Parameter

Mtundu

Zosefera

Chiwerengero cha mayendedwe

1 mpaka 256

Chiwerengero cha matepi

1 mpaka 2048

Mtundu wa zosefera

{Mtengo umodzi, Interpolator, Decimator}

Kutanthauzira

2 mpaka 256

Variable interpolation factor

{Inde, Ayi}

Decimation factor

2 mpaka 256

Kusintha kwa decimation factor

{Inde, Ayi}

Zolemba za Coefficients

Ma coefficients omwe amatha kutsitsanso

{Inde, Ayi}

Konzaninso ma coefficients mkati

{Inde, Ayi}

ma coefficients akhazikitsidwa

{Wamba, Imodzi pa chaneliyo}

Symmetric coefficients

{Inde, Ayi}

Negative symmetry

{Inde, Ayi}

Hafu gulu

{Inde, Ayi}

Coefficient radix

{malo oyandama, Decimal, Hex, Binary}

Coefficients file

Lembani kapena Sakatulani

Zosankha Zapamwamba

Multiplier Multiplexing factor

Note 1, Note 2

Chiwerengero cha ma block a SysDSP motsatana

5 - Chidziwitso 3

Mafotokozedwe a I/O

Lowetsani mtundu wa data

{Osaina, Osasainidwa}

Lowetsani m'lifupi mwa data

4 mpaka 32

Lowetsani malo a binary point data

-2 mpaka Kulowetsa deta m'lifupi + 2

Mtundu wa coefficients

{Osaina, Osasainidwa}

Coefficients m'lifupi

4 mpaka 32

Coefficients binary point position

-2 mpaka Coefficients m'lifupi + 2

Kutulutsa m'lifupi

4 mpaka Max Output Width

Linanena bungwe bayinare mfundo malo

(4+Lowetsani data ya binary point position + coefficient binary point position Max kutulutsa m'lifupi) mpaka (Kutulutsa kotulutsa + Binary data yolowetsa
point position + Coefficient binary point position - 4)

Kuwongolera molondola

Kusefukira Kuzungulira

{Machulukidwe, kukulunga mozungulira}
{Palibe, Kuzungulira, Kuzungulira kuchokera ku ziro, Kuzungulira mpaka ziro, Kuzungulira mozungulira}

Zosasintha
4 64 Mtengo umodzi 2 No 2 No
Inde Ayi Wamba Ayi Ayi Ayi Decimal -
Note 2 Note 3
Chizindikiro cha 16
Chithunzi cha 16
Kuchulukana Palibe

Mtundu wa Memory Mtundu wa Memory Data Memory Mtundu wokwanira wa kukumbukira Mtundu wolowetsa bafa

{EBR, Distributed, Auto}

EBR

{EBR, Distributed, Auto}

EBR

{EBR, Distributed, Auto}

EBR

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide

Parameter

Mtundu

Zosasintha

Mtundu wa buffer wotulutsa

{EBR, Distributed, Auto}

EBR

Kukhathamiritsa

{Dera, Liwiro}

{Chigawo}

Madoko Osasankha

{Inde, Ayi}

Ayi

{Inde, Ayi}

Ayi

Zosankha za kaphatikizidwe

Kuletsa pafupipafupi

1 400

300

Ndemanga:

1. Multiplier Multiplexing Factor imachepetsedwa ndi kuchuluka kwa midadada ya DSP mu chipangizo (A) ndipo nambala yeniyeni ya DSP imatsekereza a

Zofuna kupanga (B). Pamene A> B, Multiplier Multiplexing Factor imayikidwa ku 1; apo ayi mtengo udzakhala waukulu kuposa 1.

2. Onani Multiplier Multiplexing Factor kuti mudziwe zambiri. 3. Chiwerengero chachikulu cha midadada ya DSP yomwe ikupezeka motsatizana pachipangizo chosankhidwa.

Miyezo yosasinthika yomwe ikuwonetsedwa m'masamba otsatirawa ndi yomwe imagwiritsidwa ntchito pamapangidwe amtundu wa FIR FIR. Zosankha zazikulu za IP pa tabu iliyonse zimakambidwa mwatsatanetsatane.

5.1. Zomangamanga Tab
Chithunzi 5.1 chikuwonetsa zomwe zili mu tabu ya Zomangamanga.

Chithunzi 5.1. Zomangamanga Tabu ya FIR Sefa IP Core Interface

22 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

Gulu 5.2. Chida cha Zomangamanga Tab
Nambala Yamatchanelo Chiwerengero cha Zosefera Zosefera Zosefera Zomasulira Zosintha Zosintha Zosintha Zosintha Zosintha Zosintha Zosintha Zomwe Zitha Kutsitsanso Ma Coefficients Otha Kutsitsanso Konzaninso Ma Coefficients Mkati
Ma Coefficients amayika ma Symmetric Coefficients
Negative Symmetry Half Band
Coefficient Radix

FIR Zosefera IP Core User Guide
Kufotokozera
Njirayi imalola wogwiritsa ntchito kufotokoza chiwerengero cha mayendedwe.
Njirayi imalola wogwiritsa ntchito kuti afotokoze kuchuluka kwa matepi.
Njirayi imalola wogwiritsa ntchito kufotokoza ngati fyulutayo ndi mlingo umodzi, interpolator, kapena decimator.
Njirayi imalola wogwiritsa ntchito kufotokoza mtengo wa chinthu chokhazikika chomasulira. Pamene mtundu wa FIR ndi kutanthauzira, mtengo uyenera kukhala 2 mpaka 256. Apo ayi, idzakhazikitsidwa ku 1 yokha.
Njirayi imalola wogwiritsa ntchito kuti afotokoze ngati cholumikizira chakhazikika pa nthawi ya IP generation, kapena kusintha pa nthawi yothamanga. Ngati izi ziyang'aniridwa, cholumikizira chimayikidwa kudzera padoko lolowera ifacter pomwe factoret ili pamwamba. Njirayi imalola wogwiritsa ntchito kufotokoza mtengo wa chinthu chokhazikika cha decimation factor. Pamene mtundu wa FIR ukuchepa, mtengo uyenera kukhala 2 mpaka 256. Apo ayi, idzakhazikitsidwa ku 1 yokha.
Njirayi imalola wogwiritsa ntchito kufotokoza ngati chinthu chochepetsera chimakhazikika pa nthawi ya IP generation kapena kusintha panthawi yothamanga. Ngati izi ziyang'aniridwa, chinthu cha decimation chimayikidwa kudzera pa doko lolowera dfactor pomwe factoret ili pamwamba. Njirayi imalola wogwiritsa ntchito kufotokoza ngati ma coefficients ali okhazikika kapena akhoza kuwonjezeredwa. Ngati ayang'aniridwa, ma coefficients atha kukwezedwanso panthawi yapakati pogwiritsa ntchito coeffin yolowera.
Pamene ma coefficients amalowetsedwanso, amafunika kulowetsedwa mwadongosolo linalake. Kukonzanso kutha kuchitidwa pogwiritsa ntchito pulogalamu yoperekedwa limodzi ndi IP core. Komabe, pachimake chimaperekanso mwayi wosankhanso ma hardware potengera zinthu zina za Hardware. Ngati njira iyi yasankhidwa, ma coefficients amatha kulowetsedwa motsatizana mpaka pachimake, ndipo pachimake chidzasinthanso mkati momwe mungafunikire. Izi sizipezeka ngati Zosefera zili ngati interpolator, ndipo ma Symmetric coefficients ndiwoyatsa.
Njirayi imalola wogwiritsa ntchito kufotokoza ngati tchanelo chofananacho chikugwiritsidwa ntchito pamakanema onse, kapena seti yodziyimira payokha imagwiritsidwa ntchito panjira iliyonse.
Izi zimalola wogwiritsa kufotokoza ngati ma coefficients ndi ofanana. Ngati izi ziyang'aniridwa, theka limodzi lokha la chiwerengero cha ma coefficients (ngati kuchuluka kwa matepi ndi osamvetseka, theka la mtengowo limazunguliridwa ku chiwerengero chapamwamba chotsatira) chimawerengedwa kuyambira pachiyambi. file.
Ngati izi ziyang'aniridwa, ma coefficients amaonedwa kuti ndi osagwirizana. Ndilo theka lachiwiri la ma coefficients amapangidwa mofanana ndi zoipa zomwe zimagwirizana ndi theka loyamba.
Njirayi imalola wogwiritsa ntchito kufotokoza ngati fyuluta ya theka la bandi yakwaniritsidwa. Ngati izi ziyang'aniridwa, theka limodzi lokha la chiwerengero cha ma coefficients (ngati chiwerengero cha matepi ndi osamvetseka, theka la mtengowo limazunguliridwa ku chiwerengero chapamwamba chotsatira) chimawerengedwa kuyambira pachiyambi. file.
Njirayi imalola wogwiritsa ntchito kufotokoza radix ya ma coefficients mu coefficients file. Kwa decimal radix, misinkhu yolakwika ili ndi chizindikiro chotsatizana chotsatizana. Kwa hexadecimal (Hex) ndi ma radice a binary, mayendedwe olakwika akuyenera kulembedwa mu 2's complement form pogwiritsa ntchito manambala ndendende monga momwe zafotokozedwera ndi coefficients wide parameter. Ma coefficients oyandama amafotokozedwa mu mawonekedwe . , pamene manambala 'n' amatanthauza gawo lonse ndi manambala 'd', gawo la decimal. Miyezo ya ma coefficients oyandama akuyenera kugwirizana ndi makulidwe a Coefficients width ndi ma Coefficients binary point position parameters. Za example, ngati . ndi 8.4 ndipo mtundu wa Coefficients sunasainidwe, mtengo wa ma coefficients uyenera kukhala pakati pa 0 ndi 11111111.1111 (255.9375).

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
Interface Item Coefficients File
Multiplier Multiplexing Factor
Chiwerengero cha sysDSP Blocks mu Row

Kufotokozera
Njirayi imalola wogwiritsa ntchito kufotokoza dzina ndi malo a coefficients file. Ngati ma coefficients file sichinatchulidwe, fyuluta imayambitsidwa ndi seti yokhazikika.
Njirayi imalola wogwiritsa ntchito kuti atchule Multiplier Multiplexing Factor. Gawoli liyenera kukhazikitsidwa ku 1 kuti ligwiritse ntchito zofanana zonse komanso pamtengo wokwanira wothandizidwa ndi mawonekedwe amitundu yonse.
Parameter iyi imalola wogwiritsa ntchito kuti afotokoze kuchuluka kwa ochulukitsa a DSP kuti agwiritsidwe ntchito pamzere wa DSP kuti akwaniritse ntchito yabwino. Za example, ngati chipangizo chandamale chili ndi 20 multipliers mu mzere DSP ndipo kamangidwe amafuna 22 multipliers, wosuta akhoza kusankha ntchito onse 20 multipliers mu mzere umodzi ndi awiri multipliers mu mzere wina, kapena zosakwana 20 multipliers mu mzere uliwonse (mwachitsanzo 8 ), zomwe zingapereke ntchito yabwino. Zochulukitsa zomwe zimafalikira pamizere yopitilira itatu ya DSP zitha kugwiritsidwa ntchito munthawi imodzi ya MOTO. Izi ndizovomerezeka pazida za LatticeECP3 ndi ECP5 zokha.

5.2. I/O Specification Tab
Chithunzi 5.2 chikuwonetsa zomwe zili mu I/O Specification tabu.

Chithunzi 5.2. I/O Specification Tab ya FIR FIR Sefa IP Core Interface

24 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

Gulu 5.3. I/O Specification Tab Interface Item
Lowetsani Mtundu wa Data Lowetsani Deta M'lifupi Lowetsa Deta ya Binary Point Position Coefficients Mtundu wa Coefficients Width Coefficients Binary Point Position Output Width
Zotulutsa Binary Mfundo
Kusefukira
Kuzungulira

FIR Zosefera IP Core User Guide
Kufotokozera
Njirayi imalola wogwiritsa ntchito kufotokoza mtundu wa data yomwe yalowetsedwa ngati yosainidwa kapena yosasainidwa. Njirayi imalola wosuta kuti atchule nambala yolowetsamo TWwiod'tsh.complement.
Njirayi imalola wogwiritsa ntchito kufotokoza malo a binary point muzolowera. Nambala iyi imanena za malo a binary kuchokera ku LSB ya data yolowetsa. Ngati nambala ndi ziro, mfundoyo ili pambuyo pa LSB, ngati ili yabwino, ili kumanzere kwa LSB ndipo ngati alibe, ili kumanja kwa LSB.
Izi zimalola wogwiritsa ntchito kufotokoza mtundu wa coefficients ngati wosainidwa kapena wosasainidwa. Ngati mtunduwo wasainidwa, coefficient data imatanthauziridwa ngati nambala yowonjezera ya 2. Njirayi imalola wogwiritsa ntchito kufotokoza m'lifupi mwa coefficients. Njirayi imalola wogwiritsa ntchito kufotokoza malo a binary point mu coefficients. Nambala iyi imatchula malo a Binary point kuchokera ku LSB ya coefficients. Ngati nambala ndi ziro, mfundoyo ili pambuyo pa LSB; ngati zabwino, ili kumanzere kwa LSB ndipo ngati alibe, ili kumanja kwa LSB.
Izi zimathandiza wosuta kutchula linanena bungwe deta m'lifupi. Kuchuluka kokwanira kokwanira bwino kumatanthauzidwa ndi Max Output Width = Kulowetsa deta m'lifupi + Coefficients wide +ceil (Log2(Nambala ya taps/Interpolation factor)). Zomwe zimatuluka pachimake nthawi zambiri zimakhala gawo lazotulutsa zolondola kwambiri zomwe zimafanana ndi kukula kwa Output ndipo zimachotsedwa kutengera magawo a binary point position. Mawonekedwe a zotulutsa zolondola zamkati amawonetsedwa ngati mawu osasunthika pafupi ndi Output wide control mu mawonekedwe. Mawonekedwewa akuwonetsedwa ngati WF, pomwe W ndi m'lifupi mwake momwe zimatulutsira ndipo F ndi malo a binary kuchokera ku LSB ya kutulutsa kolondola, kowerengedwa kumanzere. Za example, ngati WF ndi 16.4, ndiye kuti mtengo wake udzakhala yyyyyyyyyyy.yyyy mu binary radix.For exampku, 110010010010.0101.
Njirayi imalola wogwiritsa ntchito kuti afotokoze malo pang'ono a malo a binary kuchokera ku LSB pazomwe zimatuluka. Ngati nambala ndi ziro, mfundoyo ili pambuyo pa LSB, ngati ili yabwino, ili kumanzere kwa LSB ndipo ngati alibe, ili kumanja kwa LSB. Nambala iyi, pamodzi ndi parameter Kutulutsa kwapakatikati, kumatsimikizira momwe zotulutsa zenizeni zimachotsedwa kuchokera pazotsatira zolondola. Zowongolera zowongolera bwino Kusefukira ndi Kuzungulira kumagwiritsidwa ntchito motsatana pamene ma MSB ndi ma LSB amatayidwa kuchokera pazotulutsa zenizeni zenizeni.
Njirayi imalola wogwiritsa ntchito kuti afotokoze mtundu wamtundu wamtundu wa kusefukira womwe uyenera kugwiritsidwa ntchito. Parameter iyi imapezeka nthawi zonse pakufunika kugwetsa ma MSB kuchokera pazotsatira zenizeni. Ngati kusankhidwa ndi Machulukitsidwe, mtengo wotuluka umadulidwa mpaka pazipita, ngati zabwino kapena zochepa, ngati zoipa, pamene kutaya MSBs. Ngati kusankha kuli Kukulunga mozungulira, ma MSB amangotayidwa popanda kukonza.
Njirayi imalola wogwiritsa ntchito kufotokoza njira yozungulira pamene pakufunika kugwetsa LSB imodzi kapena zingapo kuchokera pazowona.

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
5.3. Tabu Yothandizira
Chithunzi 5.3 chikuwonetsa zomwe zili patsamba la Implementation.

Chithunzi 5.3. Tabu Yothandizira ya FIR Sefa IP Core Interface

Ndime 5.4. Implementation Tab Interface Chinthu
Mtundu wa Memory Data
Mtundu wa Memory Coefficient
Lowetsani Bafa Mtundu Wotulutsa Buffer Type Synchronous Reset (sr) Wotchi Yambitsani (ce)
Optimization Synthesis Options

Kufotokozera
Njirayi imalola wogwiritsa ntchito kusankha mtundu wa kukumbukira komwe kumagwiritsidwa ntchito kusunga deta. Ngati kusankha ndi EBR, kukumbukira kwa Lattice Embedded Block RAM kumagwiritsidwa ntchito kusunga deta. Ngati zosankhidwazo Zagawidwa, zokumbukira zomwe zagawidwa zoyang'ana patebulo zimagwiritsidwa ntchito posungira deta. Ngati "Auto" yasankhidwa, zokumbukira za EBR zimagwiritsidwa ntchito kukumbukira kukula kwakuya kuposa malo 128 ndipo zokumbukira zomwe zagawidwa zimagwiritsidwa ntchito pazokumbukira zina zonse. Ngati mtunduwo wasainidwa, detayo imatanthauzidwa ngati nambala yowonjezera iwiri.
Njirayi imalola wogwiritsa ntchito kufotokoza mtundu wa kukumbukira komwe kumagwiritsidwa ntchito posungira ma coefficients. Ngati kusankha ndi EBR, zokumbukira za EBR zimagwiritsidwa ntchito posungira ma coefficients. Ngati zosankhidwazo Zagawidwa, zokumbukira zogawidwa zimagwiritsidwa ntchito posungira ma coefficients. Ngati Auto yasankhidwa, kukumbukira kwa EBR kumagwiritsidwa ntchito kukumbukira kukula kwakuya kuposa malo 128 ndipo zokumbukira zogawidwa zimagwiritsidwa ntchito pazokumbukira zina zonse.
Izi zimalola wogwiritsa ntchito kufotokoza mtundu wa kukumbukira kwa bafa yolowera. Njira iyi imalola wogwiritsa ntchito kufotokoza mtundu wa kukumbukira kwa buffer yotulutsa.
Izi zimalola wogwiritsa ntchito kufotokoza ngati doko lokhazikitsiranso lofunikira likufunika mu IP. Synchronous reset siginecha imakhazikitsanso zolembetsa zonse mu FIR fyuluta IP pachimake.
Njirayi imalola wogwiritsa ntchito kufotokoza ngati doko lothandizira wotchi likufunika mu IP. Kuwongolera kwa mawotchi kumatha kugwiritsidwa ntchito populumutsa mphamvu pomwe pachimake sichikugwiritsidwa ntchito. Kugwiritsiridwa ntchito kwa mawotchi kumapangitsa kuti pakhale doko kumawonjezera kugwiritsidwa ntchito kwazinthu ndipo kungakhudze magwiridwe antchito chifukwa chakuchulukirachulukira kwanjira.
Izi zimatchula njira yokwaniritsira. Ngati Dera lasankhidwa, pachimake chimakonzedwa kuti chigwiritsidwe ntchito pang'ono. Ngati Speed isankhidwa, maziko ake amakonzedwa kuti azigwira ntchito kwambiri, koma ndikugwiritsa ntchito zida zapamwamba pang'ono.
Lattice LSE kapena Synplify Pro

26 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide
6. IP Core Generation and Evaluation
Mutuwu umapereka chidziwitso cha momwe mungapangire maziko a Lattice FIR Filter IP pogwiritsa ntchito chida cha ispLEVER cha IPexpress chophatikizidwa mu pulogalamu ya Diamond kapena ispLEVER, komanso momwe mungaphatikizire maziko ake pamapangidwe apamwamba.
6.1. Kupereka chilolezo kwa IP Core
Chilolezo cha IP core- ndi chipangizo chapadera chikufunika kuti muthe kugwiritsa ntchito kwathunthu, mopanda malire kwa FIR Filter IP pachimake pamapangidwe athunthu, apamwamba. Malangizo amomwe angapezere zilolezo za Lattice IP cores aperekedwa pa: http://www.latticesemi.com/products/intellectualproperty/aboutip/isplevercoreonlinepurchas.cfm Ogwiritsa atha kutsitsa ndikupanga IP Filter IP pachimake ndikuwunika zonse pachimake pogwiritsa ntchito magwiridwe antchito. kuyerekezera ndi kukhazikitsa (kaphatikizidwe, mapu, malo ndi njira) popanda chilolezo cha IP. FIR Filter IP core imathandiziranso luso la Lattice's IP hardware evaluation, zomwe zimapangitsa kuti zikhale zotheka kupanga mitundu ya IP core yomwe imagwira ntchito mu hardware kwa nthawi yochepa (pafupifupi maola anayi) osafuna chilolezo cha IP. Onani zambiri. Komabe, laisensi imafunika kuti muzitha kuyezetsa nthawi, kuti mutsegule kapangidwe ka Diamond kapena ispLEVER EPIC chida, ndikupanga ma bitstreams omwe samaphatikizira malire a nthawi yoyeserera ya hardware.
6.2. Chiyambi
FIR Filter IP Core ikupezeka kuti itsitsidwe kuchokera ku seva ya IP ya Lattice pogwiritsa ntchito IPexpress kapena chida cha Clarity Designer. The IP files amaziika okha pogwiritsa ntchito ukadaulo wa ispUPDATE mu bukhu lililonse lodziwika ndi kasitomala. Pambuyo pa IP core yakhazikitsidwa, IP core idzapezeka mu IPexpress Interface kapena Clarity Designer chida. The IPexpress tool interface dialog box ya FIR Filter IP core ikuwonetsedwa pa Chithunzi 6.1. Kuti apange masinthidwe enieni a IP, wogwiritsa ntchitoyo amatchula: · Project Path Path kupita kumalo komwe IP idapangidwa. files adzakhalapo. · File Dzina Lolowera dzina loperekedwa ku IP yopangidwa ndi mafoda ofanana ndi files. · (Diamondi) Module Output Verilog kapena VHDL. · Banja la Chipangizo cha Banja la Chipangizo komwe IP iyenera kulunjika (monga LatticeXP2, LatticeECP3, ndi ena). Kokha
mabanja omwe amathandizira pa IP core alembedwa. · Part Name Specific chandamale gawo mkati mwa osankhidwa chipangizo banja.

Chithunzi 6.1. IPexpress Dialog Box

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
Dziwani kuti ngati chida cha IPexpress chikuyitanidwa kuchokera mkati mwa pulojekiti yomwe ilipo, Njira ya Pulojekiti, Kutulutsa kwa Module, Banja la Chipangizo ndi Part Name kusakhazikika pamagawo osankhidwa. Onani chida cha IPexpress pa intaneti kuti mudziwe zambiri. Kuti mupange kusinthika kwachizolowezi, wogwiritsa ntchitoyo akudina Customize batani mu bokosi la dialog la IPexpress kuti awonetse mawonekedwe a FIR Filter IP core Configuration, monga momwe tawonetsera pa Chithunzi 6.2. Kuchokera m'bokosi la zokambirana ili, wogwiritsa ntchito amatha kusankha zosankha za IP zomwe zikugwirizana ndi ntchito yawo. Onani Zosintha za Parameter kuti mudziwe zambiri pa MOYO Filer IP core parameter zokonda.

Chithunzi 6.2. Konzani Dialog Bokosi
The Clarity Designer tool interface box box for FIR Filter IP core ikuwonetsedwa pa Chithunzi 6.3. · Pangani mapangidwe atsopano a Clarity Sankhani kupanga chikwatu chatsopano cha projekiti ya Clarity Design momwe maziko a FIR IP adzakhala
zopangidwa. · Design Location Clarity Design chikwatu projekiti Njira. · Design Name Clarity Design dzina la polojekiti. · HDL Output Hardware Description Language Output Format (Verilog kapena VHDL). · Open Clarity Design Tsegulani pulojekiti yomwe ilipo ya Clarity Design. · Design File Dzina la polojekiti yomwe ilipo ya Clarity Design file ndi .sbx yowonjezera.

Chithunzi 6.3. Clarity Designer Tool Dialog Box

28 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide
Tsamba la Clarity Designer Catalog likuwonetsedwa pazithunzi 6.4. Kuti mupange masinthidwe amtundu wa FIR IP, dinani kawiri dzina la IP pagawo la Catalog.

Chithunzi 6.4. Catalog Catalog Tabu ya Clarity Designer
Mu bokosi la zokambirana la Fir Fir lomwe likuwonetsedwa mu Chithunzi 6.5, tchulani zotsatirazi: · Dzina lachitsanzo Dzina la module la FIR IP core.

Chithunzi 6.5. Fir Fir Dialog Bokosi
Zindikirani kuti ngati chida cha Clarity Designer chikuyitanidwa kuchokera mkati mwa pulojekiti yomwe ilipo, Malo Opangira, Banja la Chipangizo, ndi Part Name kusakhazikika pamagawo omwe asankhidwa. Onani chida cha Clarity Designer pa intaneti kuti mudziwe zambiri. Kuti mupange kasinthidwe kachitidwe, dinani Customize batani mu Clarity Designer tool dialog box kuti muwonetse mawonekedwe a FIR IP core Configuration, monga momwe tawonetsera pa Chithunzi 6.6. Kuchokera m'bokosi la zokambirana ili, wogwiritsa ntchito amatha kusankha zosankha za IP zomwe zikugwirizana ndi ntchito yawo. Onani Zosintha za Parameter kuti mumve zambiri pazokonda za FIR.

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide

Chithunzi 6.6. IP Configuration Interface

30 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide
6.3. IPexpress-Created Files ndi Mapangidwe Apamwamba Apamwamba
Wogwiritsa ntchito akadina batani la Pangani, IP pachimake ndikuthandizira files amapangidwa mu chikwatu cha Project Path. Dongosolo lazomwe zidapangidwa files ikuwonetsedwa pa Chithunzi 6.7.

Chithunzi 6.7. FIR Sefa ya IP Core Yopangidwa ndi Kalozera Kapangidwe

Mayendedwe apangidwe a IP opangidwa ndi chipangizo cha IPexpress amagwiritsa ntchito module yopangidwa pambuyo (NGO) yopangira kaphatikizidwe ndi chitsanzo chotetezedwa chofanizira. Ma module opangidwa pambuyo pake amasinthidwa mwamakonda ndikupangidwa panthawi ya zida za IPexpress.
Gulu 6.1 limapereka mndandanda wamakiyi files yopangidwa ndi chida cha IPexpress. Mayina a ambiri olengedwa files amasinthidwa kukhala dzina la gawo la wogwiritsa ntchito lomwe lili mu chida cha IPexpress. The fileZomwe zikuwonetsedwa mu Table 6.1 ndizo zonse filendizofunikira kukhazikitsa ndikutsimikizira FIR FIR FIRTER IP pachimake pamapangidwe apamwamba.

Table 6.1. File Mndandanda File

Kufotokozera

_inst.v

Izi file amapereka chitsanzo template kwa IP.

Izi file imapereka chomangira cha MOTO pachimake poyerekezera.

_beh.v

Izi file imapereka chitsanzo choyezera khalidwe lachiyambi cha FIR.

_bb.v

Izi file amapereka kaphatikizidwe wakuda bokosi kwa kaphatikizidwe wosuta.

.ngo

The ngo files imapereka maziko a IP opangidwa.

.lpc .ipx
pmi_*.ngo *.rom

Izi file ili ndi zida za IPexpress zomwe zimagwiritsidwa ntchito popanganso kapena kusintha maziko mu chida cha IPex-press. IPexpress phukusi file (Diamondi yekha). Ichi ndi chidebe chomwe chimakhala ndi maumboni azinthu zonse za IP core zomwe zimafunikira kuthandizira kuyerekezera, kaphatikizidwe ndi kukhazikitsa. IP core ikhoza kuphatikizidwa mumapangidwe a wosuta potumiza izi file ku polojekiti yogwirizana ndi Diamondi.
Mmodzi kapena angapo files kukhazikitsa ma module ophatikizika amakumbukidwe omwe amagwiritsidwa ntchito pakatikati pa IP.
Izi file imapereka zosefera coefficient memory initialization data.

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide

Zowonjezera zotsatirazi files kupereka chidziwitso cha chikhalidwe cha IP core generation amapangidwanso mu Project Path directory: · _generate.tcl Zolemba za TCL zomwe zimatha kupanganso IP kuchokera pamzere wamalamulo. · _generate.log Kaphatikizidwe ndi mapu file. · _gen.log chipika chotulutsa IPexpress IP file.
6.4. Kukhazikitsa Core
Phukusi loyambira la FIR Filter IP limaphatikizapo bokosi lakuda ( _bb.v) ndi chitsanzo ( _inst.v) ma tempulo omwe angagwiritsidwe ntchito kulimbikitsa maziko pamapangidwe apamwamba. Example RTL gwero lapamwamba kwambiri file zomwe zingagwiritsidwe ntchito ngati template yoyambira ya IP core yaperekedwa fir_eval srcrtltop. Mutha kugwiritsanso ntchito zolozera zapamwambazi ngati template yoyambira pamapangidwe ake athunthu. Popanganso IP core ndi chida cha Clarity Designer, mutha kusintha chilichonse mwazosankha zapa IP yomwe ilipo. Popanganso IP pachimake ndi chida cha Clarity Designer, mutha kupanga (ndikusintha ngati pakufunika) mtundu watsopano wa IP wokhala ndi kasinthidwe kake ka LPC/IPX. file.
6.5. Kuthamanga Ntchito Mayesedwe
Thandizo loyerekeza la FIR Sefa IP pachimake amaperekedwa kwa Aldec Active-HDL (Verilog ndi VHDL) simulator, Mentor Graphics ModelSim simulator. Kuyerekezera kogwira ntchito kumaphatikizapo kachitidwe kachindunji ka FIR Filter IP core. Magwero a benchi yoyesera amatsitsimutsa pachimake, ndikuyang'anira zotuluka kuchokera pachimake. Phukusi loyambira la IP lomwe limapangidwa limaphatikizapo masinthidwe apadera amakhalidwe ( _beh.v) kuti muyesere magwiridwe antchito mu chikwatu cha mizu ya Project Path. Zolemba zoyeserera zomwe zimathandizira kuyeserera kwa ModelSim zimaperekedwa fir_eval simmodelsimscripts. Zolemba zoyeserera zothandizira kuyeserera kwa Aldec zimaperekedwa fir_eval simaldecscripts. Kuyerekeza kwa Modelsim ndi Aldec kumathandizidwa kudzera pa benchi yoyesera files zoperekedwa mu fir_evaltestbench. Zitsanzo zofunika poyerekezera zimaperekedwa mufoda yofananira. Kuyendetsa kayeseleledwe ka Aldec: 1. Tsegulani Active-HDL. 2. Pansi pa Zida tabu, sankhani Execute Macro. 3. Sakatulani ku foda fir_eval simaldecscripts ndikuchita imodzi mwazolemba zomwe zawonetsedwa. Kuyendetsa kayeseleledwe ka Modelsim: 1. Open ModelSim. 2. Pansi pa File tab, sankhani Change Directory ndikusankha chikwatu
fir_eval simmodelsimscripts. 3. Pansi pa Zida tabu, sankhani Execute Macro ndikuchita script ya ModelSim do yomwe yawonetsedwa. Zindikirani: Kuyerekeza kukamaliza, zenera la pop-up likuwoneka likufunsa Kodi mukutsimikiza kuti mukufuna kumaliza? Sankhani Ayi kuti muwunike zotsatira. Kusankha Inde kumatseka ModelSim.
6.6. Kuphatikizira ndi Kukhazikitsa Kore mu Mapangidwe Apamwamba
FIR Filter IP core palokha imapangidwa ndikuperekedwa mumtundu wa NGO pomwe pachimake chimapangidwa kudzera ku IPexpress. Mutha kuphatikiza zoyambira pamapangidwe anu apamwamba kwambiri pokhazikitsa maziko pamlingo wanu wapamwamba. file monga tafotokozera mu Instantiating the Core ndiyeno kupanga mapangidwe onse ndi Synplify kapena Precision RTL Synthesis. Mawu otsatirawa akufotokoza momwe kuyeserera kumayendera pamapulatifomu a Windows. Mayendedwe a nsanja za Linux ndi UNIX akufotokozedwa mu Readme file kuphatikizidwa ndi IP core. Wapamwamba file _top.v imaperekedwa mu fir_eval srcrtltop. Kukhazikitsa kwa kanikizani-batani kwa kapangidwe kazowunikira kumathandizidwa ndi polojekitiyi file .ldf ili mkati fir_eval implsynplify. Kugwiritsa ntchito polojekitiyi file mu Diamondi:

32 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide

1. Sankhani File > Tsegulani > Pulojekiti. 2. Sakatulani ku fir_eval implsynplify mu Open Project dialog box. 3. Sankhani ndi kutsegula _.ldf. Pa nthawi imeneyi, zonse files zofunika kuthandizira kaphatikizidwe kapamwamba ndi
kukhazikitsidwa kudzatumizidwa ku polojekitiyi. 4. Sankhani Njira tabu kumanzere-dzanja mawonekedwe zenera. 5. Gwiritsani ntchito mapangidwe athunthu kudzera mumayendedwe amtundu wa Diamondi.
6.7. Kuwunika kwa Hardware
FIR Filter IP core imathandizira luso la Lattice's IP hardware evaluation, zomwe zimapangitsa kuti zikhale zotheka kupanga mitundu ya IP core yomwe imagwira ntchito mu hardware kwa nthawi yochepa (pafupifupi maola anayi) popanda kugula chilolezo cha IP. Itha kugwiritsidwanso ntchito kuwunika maziko a Hardware pamapangidwe omwe amafotokozedwa ndi ogwiritsa ntchito. Kuthekera kwa kuwunika kwa Hardware kutha kuthandizidwa / kuzimitsidwa mumenyu ya Properties ya Build Database setup mu Diamond Project Navigator.
6.7.1. Kuthandizira Kuunika kwa Hardware mu Diamondi
Kuti mutsegule ma hardware mu Diamondi, sankhani Project> Active Strategy> Translate Design Settings. Kuthekera kwa kuwunika kwa Hardware kutha kuyatsidwa/kuyimitsidwa mubokosi la Strategy dialog. Zimayatsidwa mwachisawawa.

6.8. Kusintha / Kupanganso IP Core
Popanganso IP core ndi chida cha IPexpress, mutha kusintha makonda ake aliwonse kuphatikiza: mtundu wa chipangizocho, njira yolowera kapangidwe kake, ndi zina zilizonse zomwe mungasankhe pakatikati pa IP. Kukonzanso kumatha kuchitidwa kuti musinthe maziko a IP omwe alipo kapena kupanga yatsopano koma yofananira.

6.8.1. Kupanganso IP Core mu Diamondi
Kupanganso IP core mu Diamondi:
1. Mu IPexpress, dinani batani la Regenerate. 2. Mu Kubadwanso Kwatsopano view ya IPexpress, sankhani gwero la IPX file ya module kapena IP yomwe mukufuna kupanganso. 3. IPexpress ikuwonetsa zosintha zamakono za module kapena IP mu bokosi la Source. Pangani makonda anu atsopano mu Target
bokosi. 4. Ngati mukufuna kupanga gulu latsopano la files pamalo atsopano, ikani malo atsopano mu IPX Target File bokosi. Maziko
cha file dzina adzakhala maziko a zonse zatsopano file mayina. IPX Target File iyenera kutha ndi .ipx yowonjezera. 5. Dinani Regenerate. Bokosi la dialog la module limatsegulidwa kuwonetsa zokonda zapano. 6. Mu gawo la dialog box, sankhani zomwe mukufuna.
Kuti mudziwe zambiri za zomwe mungachite, dinani Thandizo. Komanso, yang'anani tabu ya About mu IPexpress kuti mupeze maulalo aukadaulo ndi maupangiri ogwiritsa ntchito. IP ikhoza kubwera ndi zina zambiri.
Zosankha zikasintha, mawonekedwe amodule amasintha kuti awonetse I / O ndi zida zomwe gawoli likufunika.
7. Kuti mulowetse gawoli mu pulojekiti yanu, ngati palibe, sankhani Tengani IPX ku Diamond Project (yosapezeka mumayendedwe oima nokha).
8. Dinani Pangani. 9. Chongani Pangani chipika tabu kufufuza machenjezo ndi zolakwa mauthenga. 10. Dinani Close. Pulogalamu ya IPexpress file (.ipx) yothandizidwa ndi Diamond imakhala ndi maumboni kuzinthu zonse za IP core zomwe zimafunikira kuthandizira kuyerekezera, kaphatikizidwe ndi kukhazikitsa. IP core ikhoza kuphatikizidwa ndi kapangidwe ka wogwiritsa ntchito potumiza .ipx file ku polojekiti yogwirizana ndi Diamondi. Kuti musinthe makonda a module kapena IP omwe ali kale mu projekiti yopangidwa, dinani kawiri module's .ipx file mu File Mndandanda view. Izi zimatsegula IPexpress ndi bokosi la dialog la module lomwe likuwonetsa zokonda zomwe zilipo. Thengo kuti sitepe 6 pamwamba.

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
6.9. Kupanganso IP Core mu Clarity Designer Tool
Kupanganso IP core mu Clarity Designer: 1. Mu tabu ya Clarity Designer Builder, dinani kumanja pa chitsanzo cha IP chomwe chilipo ndikusankha Config. 2. Mu gawo la dialog box, sankhani zomwe mukufuna.
Kuti mudziwe zambiri za zomwe mungachite, dinani Thandizo. Mutha kudinanso tabu ya About pawindo la Clarity Designer kuti mupeze maulalo aukadaulo ndi maupangiri ogwiritsa ntchito. IP ikhoza kubwera ndi zina zambiri. Zosankha zikasintha, mawonekedwe amodule amasintha kuti awonetse I / O ndi zida zomwe gawoli likufunika. 3. Dinani Konzani.
6.10.Kukonzanso IP Core mu Clarity Designer Tool
Kupanganso IP core mu Clarity Designer: 1. Mu Clarity Designer dinani Catalog tab. 2. Dinani Tengani IP tabu (pansi pa view). 3. Dinani Sakatulani. 4. Mu Open IPX File dialog box, sakatulani ku .ipx kapena .lpc file wa module. Gwiritsani ntchito .ipx ngati ilipo. 5. Dinani Open. 6. Lembani dzina la Target Instance. Dziwani kuti dzina lachitsanzoli siliyenera kukhala lofanana ndi lili lonse la 7. IP yomwe ilipo mu projekiti yamakono ya Clarity Designer. 8. Dinani Import. Bokosi la zokambirana la module limatsegulidwa. 9. Mu bokosi la zokambirana, sankhani zomwe mukufuna.
Kuti mudziwe zambiri za zomwe mungachite, dinani Thandizo. Mutha kuyang'ananso tabu ya About pawindo la Clarity Designer kuti mupeze maulalo aukadaulo ndi maupangiri ogwiritsa ntchito. IP ikhoza kubwera ndi zina zowonjezera. Zosankha zikasintha, chojambula cha module chimasintha kuti chiwonetse madoko ndi zida zomwe gawoli likufunika. 10. Dinani Konzani.

34 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

Maumboni
· LatticeXP2TM Family Data Sheet (DS1009) · LatticeECP3TM Family Data Sheet (DS1021) · ECP5TM ndi ECP5-5GTM Family Data Sheet (FPGA-DS-12012)

FIR Zosefera IP Core User Guide

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide
Thandizo laukadaulo laukadaulo
Tumizani chithandizo chaukadaulo kudzera pa www.latticesemi.com/techsupport.

36 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

FIR Zosefera IP Core User Guide

Zowonjezera A. Kugwiritsa Ntchito Zida
Zowonjezera izi zimapereka chidziwitso chogwiritsa ntchito zida za Lattice FPGAs pogwiritsa ntchito FIR IP core. Makonzedwe a IP omwe akuwonetsedwa m'mutuwu adapangidwa pogwiritsa ntchito pulogalamu ya IPexpress ndi chida cha Clarity Designer. IPexpress ndi Clarity Designer ndi Lattice IP configuration utility, ndipo akuphatikizidwa ngati gawo lokhazikika la Diamond design chida. Zambiri pakugwiritsa ntchito IPexpress ndi Clarity Designer zitha kupezeka mu IPexpress, Clarity Designer ndi Diamondi yothandizira. Kuti mumve zambiri pa chida chopangira Diamondi, pitani ku Lattice web Webusayiti: www.latticesemi.com/software.

Zida za LatticeECP3

Gulu A.1. Kagwiritsidwe Ntchito ndi Kagwiritsidwe (LatticeECP3)*

IPexpress User-Configurable Mode 4 njira, matepi 64, multiplier multiplexing 64

Magawo 134

Zithunzi za 254

Chiwerengero cha 222

Gawo la DSP4

sysMEM EBRs
2

fMAX (MHz) 227

1 njira, matepi 32, kuchulukitsa kochulukitsa 1

155

148

207

1 njira, matepi 32, kuchulukitsa kochulukitsa 4

260

238

482

153

*Zindikirani: Magwiridwe ndi kagwiritsidwe ntchito amapangidwa molunjika pa chipangizo cha LFE3-150EA-6FN672C pogwiritsa ntchito pulogalamu ya beta ya Lattice Diamond 3.10.2 ndi Synplify Pro D-2013.09L. Magwiridwe amatha kusiyanasiyana mukamagwiritsa ntchito IP pachimake pa kachulukidwe, liwiro kapena giredi yosiyana m'banja la LatticeECP3 kapena pulogalamu ina.

Kuyitanitsa Gawo Nambala

Nambala Yoyitanitsa Gawo (OPN) la FIR Sefa IP Core yolunjika pazida za LatticeECP3 ndi FIR-COMP-E3-U4.

Zida za LatticeXP2

Gulu A.2. Kuchita ndi Kugwiritsa Ntchito Zothandizira (LatticeXP2)*

IPexpress User-Configurable Mode 4 njira, matepi 64, multiplier multiplexing 64

Magawo 105

Zithunzi za 204

Chiwerengero cha 165

18 × 18 ochulukitsa
1

sysMEM EBRs
1

fMAX (MHz) 197

1 njira, matepi 32, kuchulukitsa kochulukitsa 1

211

418

372

189

1 njira, matepi 32, kuchulukitsa kochulukitsa 4

159

272

304

207

*Zindikirani: Magwiridwe ndi kagwiritsidwe ntchito amapangidwa molunjika pa chipangizo cha LFXP2-40E-7F672C chogwiritsa ntchito pulogalamu ya beta ya Lattice Diamond 3.10.2 ndi Synplify Pro D-2013.09L. Magwiridwe amatha kusiyanasiyana mukamagwiritsa ntchito IP pachimake mosiyanasiyana, liwiro kapena giredi mkati mwabanja la LatticeXP2 kapena pulogalamu ina.

Kuyitanitsa Gawo Nambala

Nambala Yoyitanitsa Gawo (OPN) ya FIR Sefa IP Core yolunjika pazida za LatticeXP2 ndi FIR-COMP-X2-U4.

Zithunzi za ECP5

Gulu A.3. Kuchita ndi Kugwiritsa Ntchito Zida (LFE5U)*

Clarity User-Configurable Mode 4 njira, matepi 64, multiplier multiplexing 64

Magawo 129

Zithunzi za 248

Olembetsa

Zithunzi za DSP

sysMEM EBRs

222

fMAX (MHz)
211

1 njira, matepi 32, kuchulukitsa kochulukitsa 1

151

148

264

1 njira, matepi 32, kuchulukitsa kochulukitsa 4

260

239

482

177

*Zindikirani: Kagwiritsidwe ntchito ndi kagwiritsidwe kagwiritsidwe kake kamakhala kolunjika ku LFE5UM-85F-8MG756I pogwiritsa ntchito pulogalamu ya beta ya Lattice Diamond 3.10.2 ndi Synplify Pro F-2013.09L. Mukamagwiritsa ntchito IP core mu kachulukidwe, liwiro, kapena giredi yosiyana m'banja la chipangizo cha ECP5 kapena mumtundu wina wa pulogalamu yaumbanda, magwiridwe antchito angasiyane.

Kuyitanitsa Gawo Nambala

Nambala Yoyitanitsa Gawo (OPN) la FIR Sefa IP Core yolunjika pazida za ECP5 ndi FIR- COMP-E5-U.

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

FIR Zosefera IP Core User Guide

Mbiri Yobwereza
Kukonzanso 1.6, June 2021 Kufotokozera Kwamagawo Ogwira Ntchito

Sinthani Chidule Chake Zomwe zasinthidwa mu gawo la Reloadable Coefficients.

Kukonzanso 1.5, June 2018 Gawo Lonse Loyamba Zowona Zamsanga Zomwe Zimagwira Ntchito
Zokonda za Parameter
IP Core Generation and Evaluation
Zowonjezera A. Kugwiritsa Ntchito Zothandizira Thandizo laukadaulo laukadaulo

Sinthani Mwachidule
· Nambala yosinthidwa yosinthidwa kuchoka ku IPUG79 kupita ku FPGA-IPUG-02043.
· Zomwe zasinthidwa.
· Zosintha pazambiri za Quick Facts.
· Anachotsa mzere, “Mu ECP5, thandizani kuthamanga kwambiri. Pa liwiro lotsika, thandizirani zosefera za theka la gulu."
Chithunzi Chosinthidwa 4.1. Chiyankhulo Chapamwamba cha FIR Sefa IP Core. · Kusinthidwa ma equation mu FIR Filter Architecture. · Mawu osinthidwa a Chithunzi 4.7. · Gawo losinthidwa la Coefficients Specification. · Table 4.2 Yosinthidwa mu gawo la Mafotokozedwe a Signal. · Kulumikizana Kwasinthidwa ndi gawo la FIR Filter IP Core. · Onjezani Lattice ECP3 ndi ECP5 mu gawo la Nthawi Zomwe Zafotokozedwa.
· Table yosinthidwa 5.1. Zofotokozera za Parameter za FIR FIR FIRTER IP Core. · Chithunzi Chosinthidwa 5.1. Zomangamanga Tabu ya FIR Sefa IP Core Interface. · Table yosinthidwa 5.2. Zomangamanga Tab. · Table yosinthidwa 5.4. Tabu Yothandizira. Mafotokozedwe a kaphatikizidwe kaphatikizidwe.
Chithunzi Chosinthidwa 6.1. IPexpress Dialog Box. Chithunzi Chosinthidwa 6.2. Konzani Dialog Bokosi. Chithunzi Chosinthidwa 6.3. Clarity Designer Tool Dialog Box. Chithunzi Chosinthidwa 6.4. Tabu ya Clarity Designer Catalog. · Chithunzi Chosinthidwa 6.5. Fir Fir Dialog Bokosi. Chithunzi Chosinthidwa 6.6. IP Configuration Interface. Chithunzi Chosinthidwa 6.7. FIR Sefa ya IP Core Yopangidwa ndi Kalozera Kapangidwe.
Tebulo Lasinthidwa A.1. Kagwiritsidwe Ntchito ndi Kagwiritsidwe (LatticeECP3)*. Tebulo Lasinthidwa A.2. Kuchita ndi Kugwiritsa Ntchito Zothandizira (LatticeXP2)*. Tebulo Lasinthidwa A.3. Kuchita ndi Kugwiritsa Ntchito Zida (LFE5U)*.
· Zosintha zonse.

Kukonzanso 1.4, May 2018 Gawo Onse

Sinthani Mwachidule
Thandizo lowonjezera la banja la ECP5 FPGA. · Chikalata chosinthidwa chokhala ndi logo yatsopano yamakampani. · Zambiri Zothandizira Zaukadaulo Zasinthidwa.

Kukonzanso 1.3, May 2011 Gawo Onse

Sinthani Chidule Chachidule · Zowonjezera zothandizira ochulukitsa m'mizere ingapo ya DSP. · Kusintha kwa nthawi ya mawonekedwe pazosintha zina pazida za LatticeECP3.

38 Yatsitsidwa kuchokera ku Arrow.com.

FPGA-IPUG-02043-1.6

Kukonzanso 1.2, June 2010 Gawo Onse
Mfundo Zachangu za IP Core Generation ndi Kuunika

Kusintha Chidule · Anawonjezera thandizo kwa Diamondi mapulogalamu lonse. · Agawa chikalata kukhala mitu. Zomwe zili mkati. · Anawonjezera Quick Facts. · Anawonjezera zatsopano.

Kukonzanso 1.1, Epulo 2009 Gawo Onse

Sinthani Mwachidule · Zowonjezera zothandizira banja la LatticeECP3 FPGA. Zowonjezeredwa zosinthidwa za ispLEVER 7.2 SP1.

Kukonzanso 1.0, September 2008 Gawo Onse

Kusintha Chidule Kutulutsidwa koyamba.

FIR Zosefera IP Core User Guide

FPGA-IPUG-02043-1.6

Yatsitsidwa kuchokera ku Arrow.com.

www.latticesemi.com

Zolemba / Zothandizira

LATTICE FPGA-IPUG-02043-1.6 FIR FIR FIRTER IP Kore [pdf] Buku Logwiritsa Ntchito
FPGA-IPUG-02043-1.6 FIR Sefa IP Core, FPGA-IPUG-02043-1.6, FIR Sefa IP Core, Sefa IP Core, IP Core, Core

Maumboni

Buku Logwiritsa Ntchito

LATTICE FPGA-IPUG-02043-1.6 FIR Zosefera za IP Core User Guide

FPGA-IPUG-02043-1.6 FIR FIR FIRTER IP Kore

Zambiri Zamalonda:

Zofotokozera:

Malangizo Ogwiritsira Ntchito Zogulitsa:

1. Chiyambi:

2. Zowona Zamsanga:

Zida za LatticeXP2:

Zida za LatticeECP3:

Zida za LatticeECP5:

FAQ:

Q: Kodi cholinga cha FIR Filter IP Core ndi chiyani?

Q: Ndi mabanja ati a FPGA omwe amathandizidwa ndi FIR Filter IP
Zofunika?

Q: Zida zopangira ziti zomwe zimagwirizana ndi FIR FIR FIRTH
Zofunika?

Q: Kodi zofunikira pakugwiritsa ntchito zida za MOTO ndi chiyani
Sefa IP Core pazida za LatticeECP5?

Zolemba / Zothandizira

Maumboni

Siyani ndemanga

Letsani yankho

FPGA-IPUG-02043-1.6 FIR FIR FIRTER IP Kore

Zambiri Zamalonda:

Zofotokozera:

Malangizo Ogwiritsira Ntchito Zogulitsa:

1. Chiyambi:

2. Zowona Zamsanga:

Zida za LatticeXP2:

Zida za LatticeECP3:

Zida za LatticeECP5:

FAQ:

Q: Kodi cholinga cha FIR Filter IP Core ndi chiyani?

Q: Ndi mabanja ati a FPGA omwe amathandizidwa ndi FIR Filter IP Zofunika?

Q: Zida zopangira ziti zomwe zimagwirizana ndi FIR FIR FIRTH Zofunika?

Q: Kodi zofunikira pakugwiritsa ntchito zida za MOTO ndi chiyani Sefa IP Core pazida za LatticeECP5?

Zolemba / Zothandizira

Maumboni

Siyani ndemanga

Letsani yankho

Q: Ndi mabanja ati a FPGA omwe amathandizidwa ndi FIR Filter IP
Zofunika?

Q: Zida zopangira ziti zomwe zimagwirizana ndi FIR FIR FIRTH
Zofunika?

Q: Kodi zofunikira pakugwiritsa ntchito zida za MOTO ndi chiyani
Sefa IP Core pazida za LatticeECP5?