Abubuwan da ke ciki boye

2.2 Umarnin Amfani da samfur:

2.2.1 1. Gabatarwa:

2.2.2 2. Gaggauta Gaskiya:

2.2.2.1 Na'urorin LatticeXP2:

2.2.2.2 Na'urorin LatticeECP3:

2.2.2.3 Na'urorin LatticeECP5:

2.3 FAQ:

2.3.1 Tambaya: Menene manufar FIR Filter IP Core?

2.3.2 Tambaya: Wadanne iyalai na FPGA ne ke tallafawa ta FIR Filter IP Core?

2.3.3 Tambaya: Wadanne kayan aikin ƙira ne suka dace da FIR Filter IP Core?

2.3.4 Tambaya: Menene buƙatun amfani da albarkatu na FIR Filter IP Core akan na'urorin LatticeECP5?

2.3.5 Takardu / Albarkatu

2.3.5.1 Magana

FPGA-IPUG-02043-1.6 Filter IP Core

Bayanin samfur:

Ƙayyadaddun bayanai:

An tsara FIR Filter IP Core don amfani tare da LatticeXP2,
LatticeECP3, da LatticeECP5 FPGA na'urorin. Yana ba da tsari
don tashoshi daban-daban da famfo, tare da masu haɓaka daban-daban
bisa nau'in na'urar.

Umarnin Amfani da samfur:

1. Gabatarwa:

FIR Filter IP Core kayan aiki ne mai ƙarfi don tace sigina
a cikin aikace-aikacen FPGA. Yana bayar da Tace Mai Ƙarfi Mai Ƙarfi
iyawa don haɓaka ayyukan sarrafa sigina.

2. Gaggauta Gaskiya:

Na'urorin LatticeXP2:

1 Tashoshi 64 Taps, 16 Multipliers

1 Tashoshi 24 Taps, 6 Multipliers
1 Tashoshi 48 Taps, 12 Multipliers

Karamin Na'urar da ake buƙata: LFXP2-5E
Amfani da albarkatu: LUTs - 211, sysMEM - 4, EBRs - 250,
Masu rijista - 1

Tallafin Kayan Aikin ƙira: Lattice Diamond 3.10, Synplify Pro
F-2012.09L-SP1, Modelsim SE 10.2c, Active-HDL 8.2 Lattice
Buga

Na'urorin LatticeECP3:

4 Tashoshi 64 Taps, 1 Multiplier

1 Tashoshi 32 Taps, 32 Multipliers
1 Tashoshi 32 Taps, 8 Multipliers

Karamin Na'urar da ake buƙata: LFE3-35EA
Amfani da albarkatu: LUTs - 866, sysMEM - 32, EBRs - 2041,
Masu rijista - 64

Tallafin Kayan Aikin ƙira: Lattice Diamond 3.10, Synplify Pro
F-2012.09L-SP1, Modelsim SE 10.2c, Active-HDL 8.2 Lattice
Buga

Na'urorin LatticeECP5:

4 Tashoshi 64 Taps, 1 Multiplier

1 Tashoshi 32 Taps, 32 Multipliers
1 Tashoshi 32 Taps, 8 Multipliers

Karamin Na'urar da ake buƙata: LFE5UM-85FEA
Amfani da albarkatu: LUTs - 248, sysMEM - 202, EBRs - 201,
Masu rijista - 2

Tallafin Kayan Aikin ƙira: Lattice Diamond 3.10

FAQ:

Tambaya: Menene manufar FIR Filter IP Core?

A: FIR Filter IP Core an tsara shi don samar da Ƙarfin Ƙarfi
Amsa iya tacewa don ayyukan sarrafa sigina a cikin FPGA
aikace-aikace.

Tambaya: Wadanne iyalai na FPGA ne ke tallafawa ta IP Filter na FIR
Core?

A: FIR Filter IP Core yana goyan bayan LatticeXP2, LatticeECP3, da
LatticeECP5 FPGA iyalai.

Tambaya: Waɗanne kayan aikin ƙira ne suka dace da FIR Filter IP
Core?

A: Ana iya amfani da FIR Filter IP Core tare da kayan aikin ƙira kamar
Lattice Diamond, Synplify Pro, Modelsim SE, da Active-HDL Lattice
Buga.

Tambaya: Menene buƙatun amfani da albarkatu don FIR
Tace Ipi Core akan na'urorin LatticeECP5?

A: A kan na'urorin LatticeECP5, amfani da albarkatun ya haɗa da
LUTs - 248, sysMEM - 202, EBRs - 201, da masu rijista - 2.

View Fullscreen

Filter IP Core
Jagorar Mai Amfani
FPGA-IPUG-02043-1.6
Yuni 2021
An sauke daga Arrow.com.

Filter Filter IP Core Guide User

Abubuwan da ke ciki
Gagarawa a cikin Wannan Takardun ………………………………………………………………………………………………………………………………………………………………… …….5 1. Gabatarwa ………………………………………………………………………………………………………………………………………………………………… ………………………………… 6 2. Gaggarumin Facts……………………………………………………………………………………………………………………………………… …………………………………………………………………………………..7 3. Fasaloli ………………………………………………………………………………………………… ………………………………………………………………………………………………………………………… 9 4. Bayanin Aiki……………………………………………………… ……………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………
4.1. Tsare-tsare Mai Girma………………………………………………………………………………………………………………………………………………………………. 10 4.2. Gine-gine na Filter na FIR………………………………………………………………………………………………………………………………………………………………………
4.2.1. Aiwatar da tsari kai tsaye………………………………………………………………………………………………………………………………………………………………………………….10 4.2.2. Aiwatar Sirri …………………………………………………………………………………………………………………………………..11 4.2.3. Polyphase Interpolation FIR Tace………………………………………………………………………………………………………………………………………….11 4.2.4. Rushewar Polyphase Filter FIR …………………………………………………………………………………………………………………………………………………….12 4.2.5. Multi-tashar FIR Filters……………………………………………………………………………………………………………………………………………………………………………….12 4.3 . Cikakkun Ayyuka………………………………………………………………………………………………………………………………………………………………….12 4.4. Haɓaka Mahimmin Tacewar Fitar FIR …………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………… 13. Zaɓuɓɓukan Gine-gine…………………………………………………………………………………………………………………………………………………………………………………………………………………………………
4.4.1.1. Ƙayyadaddun Ƙididdigar Ƙira………………………………………………………………………………………………………………………………………………………………………………………………………………………….13 4.4.1.2. Factor Multiplexing Factor ……………………………………………………………………………………………………………………………………………….14 4.4.2. Zaɓuɓɓukan Ƙayyadaddun I/O………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………… 15. Zagayawa …………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………… 4.4.2.1. Zaɓuɓɓukan Aiwatarwa……………………………………………………………………………………………………………………………………………………………….15 4.4.3. Nau'in Ƙwaƙwalwa………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………… Bayanin sigina ………………………………………………………………………………………………………………………………………………………………… 15 4.4.3.1. Interfacing tare da ficcack ip core .................................................................................. Data interface……………………………………………………………………………………………………………………………………………………………………… .15 4.5. Tashoshin da yawa ...................................................................................16 4.6. Mai canzawa mai amfani / decimation factor ..........................................................17. Abubuwan da za a sake saukewa ………………………………………………………………………………………………………………………………………………………………………….4.6.1 17. Ƙayyadaddun lokaci………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………… 4.6.2. Ƙayyadaddun ƙayyadaddun lokaci masu dacewa ga Duk na'urori……………………………………………………………………………………………………………………………………………………….17 4.6.3. Ƙayyadaddun ƙayyadaddun lokaci masu dacewa ga LatticeXP17, LatticeECP4.6.4 da LatticeECP17 Aiwatar da………………….4.7 18. Ƙayyadaddun ƙayyadaddun lokaci da suka dace da LatticeECP4.7.1 da LatticeECP18 Aiwatar da…………………………………..4.7.2 2. Saitunan Siga………………………………………………………………………… ………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………….3 5. Tabbar Gine-gine……………………………………………………………………………………………………………………………………………… 19 4.7.3. Tabbatacce I/O……………………………………………………………………………………………………………………………………………………………… ..3 5. Tabbar aiwatarwa………………………………………………………………………………………………………………………………………………………………………………………………………… . Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙaddamarwa na IP ) ……………………………………………………………………………………………………………………………………………………… 20. Bayar da lasisin Core IP……………………………………………………………………………………………………………………………………………………………………… .5 21. Farawa……………………………………………………………………………………………………………………………………………………………………… ..5.1 22. IPexpress-An ƙirƙira Files da Tsarin Jagorar Babban Matsayi ………………………………………………………………………………………………………………………… Ƙaddamar da Ƙaddamarwa……………………………………………………………………………………………………………………………………………………………………….31 6.4. Kwaikwaiyon Aikin Gudu……………………………………………………………………………………………………………………………………………….32 6.5. Haɗawa da Aiwatar da Mahimmanci a Tsarin Babban-Mataki ……………………………………………………………………………………………………………………………………….32 6.6. Ƙimar Hardware……………………………………………………………………………………………………………………………………………………………….32 6.7. Ƙarfafa Ƙimar Hardware a Diamond……………………………………………………………………………………………………………………………………………………………………………………………………………………………………… Ana ɗaukaka/Sake Ƙaddamar da Tsarin IP……………………………………………………………………………………………………………………………………………………………….33 6.7.1. Sake Haɓaka Maƙallin IP a cikin Diamond……………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………… Sake Haɓaka Maƙallin IP a Kayan Aikin Tsara Tsara………………………………………………………………………………………………………….33 6.8. Sake Ƙirƙirar Maƙallin IP a Kayan Aikin Tsara Tsara………………………………………………………………………………………………………………………………………..33 Nasiha ………………… ………………………………………………………………………………………………………………………………………………………………… ..6.8.1 Taimakon Taimakon Fasaha ………………………………………………………………………………………………………………………………………………………………… ……………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………. Na'urorin LatticeECP33 ………………………………………………………………………………………………………………………………………………………………………… ………………………………….6.9

© 2008-2021 Lattice Semiconductor Corp. Duk alamun kasuwanci na Lattice, alamun kasuwanci masu rijista, haƙƙin mallaka, da ƙetare suna kamar yadda aka jera a www.latticesemi.com/legal. Duk sauran iri ko sunayen samfur alamun kasuwanci ne ko alamun kasuwanci masu rijista na masu riƙe su. Ƙayyadaddun bayanai da bayanan da ke cikin nan suna iya canzawa ba tare da sanarwa ba.

2 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User
LatticeXP2 Na'urorin……………………………………………………………………………………………………………………………………………………………………… ……….37 ECP5 Na'urorin……………………………………………………………………………………………………………………………………………………… ………………………………….37 Bita Tarihin………………………………………………………………………………………………………………………………… ………………………………………………………………………………………………… 38

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
Figures
Hoto 4.1. Babban-Level Interface don FIR Filter IP Core……………………………………………………………………………………………………………………………….10 Hoto 4.2. Fitar FIR ta kai tsaye ………………………………………………………………………………………………………………………………………………… .11 Hoto 4.3. Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwaƙwalwa na Ƙaddamarwa na FIR ……………………………………………………………………………………………………………….11 Hoto 4.4. Polyphase Interpolator …………………………………………………………………………………………………………………………………………………………………………. . Ƙididdigar Polyphase ………………………………………………………………………………………………………………………………………………………………….11 Hoto 4.5. Tsarin Toshe Aiki …………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………… Matsa da Gudanar da Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwaƙwalwa na Sample Filter na FIR……………………………………………………………………………………………………….13 Hoto 4.8. Tashoshi Guda, Tace Fitar FIR guda ɗaya tare da Ci gaba da shigarwa ………………………………………………………………………………………….18 Hoto 4.9. Single Channel, Single Rate FIR Filter with Gaps in Input ………………………………………………………………………18 Figure 4.10. Alamar gaskiya ................................................................................................. Hoto 18. Amfani da ƙima ...............................................................................4.11 adadi 18. Tashar Tashar Tashar Maɗaukaki Mai Yawa Sau ɗaya Tace Tace (Tashoshi 4.12) …………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………………… Multi-Tashoshi (3 Tashoshi) Interpolator (Factor na 19) ………………………………………………………………………………………………………………….4.13 Hoto 3. Multi-Channel (3 Tashoshi) Mai Rarraba (Factor of 19) ………………………………………………………………………………………………………………….4.14 Hoto 3. Multi-Channel guda ɗaya na Fir Tace (tashoshi 3) ............................................................................................................................................................................................................................................................................................................................................................ 19 Hoto 4.15. Multi-Tashoshi (3 Tashoshi) Interpolator (Factor na 20) ………………………………………………………………………………………………………….4.16 Hoto 3. Multi-Channel (3 Tashoshi) Mai Rarraba (Factor na 20) ………………………………………………………………………………………………………….4.17 Hoto 3. Taswirar Gine-gine na FIR Filter IP Core Interface………………………………………………………………………………………………………………………………………………………3 Hoto 20. I/O Ƙayyadaddun Shafi na FIR Filter IP Core Interface……………………………………………………………………………………………….5.1 Hoto 22. Shafin Aiwatarwa na FIR Filter IP Core Interface …………………………………………………………………………………………………5.2 Hoto 24. Akwatin Magana ta IPexpress ………………………………………………………………………………………………………………………………………………………………… 5.3 Hoto 26. Akwatin Magana na Kanfigareshan ………………………………………………………………………………………………………………………………………….6.1 Hoto 27 . Akwatin Magana Mai Tsara Tsare Tsare-Tsare ………………………………………………………………………………………………………………………………….6.2 Hoto 28. Shafi Mai Tsara Tsare Tsare-Tsare ………………………………………………………………………………………………………………………………………….6.3 Hoto 28 . Akwatin Magana ta Filter ………………………………………………………………………………………………………………………………………………… .6.4 Hoto 29. IP Configuration Interface…………………………………………………………………………………………………………………6.5 Figure 29. Filter Filter IP Core Tsararren Tsarin Gudanarwa……………………………………………………………………………………………………………….6.6
Tables
Tebur 2.1. Filter Filter IP Core don LatticeXP2 Na'urorin Gaggawar Gaggawar Facts……………………………………………………………………………………………….7 Tebur 2.2. FIR Filter IP Core don LatticeECP3 Na'urorin Gaggawar Facts………………………………………………………………………………………………………….7 Tebur 2.3. FIR Filter IP Core don LatticeECP5 Na'urorin Gaggawar Facts………………………………………………………………………………………………………….8 Tebu 4.1. Matsakaicin Matsakaicin Abubuwan Haɗaɗɗiya Maɗaukaki don Tsari daban-daban*……………………………………………………………………………………………….15 Tebur 4.2. Ma'anar Tashar Tashar Babban Mataki……………………………………………………………………………………………………………………………………………………….16 Tebur 5.1. Ƙayyadaddun ma'auni don Filter IP Core na FIR ………………………………………………………………………………………………………….21 Tebu 5.2. Tabbar Gine-gine……………………………………………………………………………………………………………………………………………… .23 Tebur 5.3. Tabbatacce I/O……………………………………………………………………………………………………………………………………………………………… …25 Tebur 5.4. Tabbar aiwatarwa………………………………………………………………………………………………………………………………………………….26 Table 6.1. File Lissafi ………………………………………………………………………………………………………………………………………………………………… ………………………………………………………………………………………… 31 Table A.1. Ayyuka da Amfani da Albarkatu (LatticeECP3)* ………………………………………………………………………………………………………………………………….37 Tebur A.2. Ayyuka da Amfani da Albarkatu (LatticeXP2)* ………………………………………………………………………………………………………………………………….37 Tebur A.3. Ayyuka da Amfani da Albarkatu (LFE5U)

4 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Gagarabadau a cikin Wannan Takardun

Jerin gajerun kalmomin da aka yi amfani da su a cikin wannan takarda.

Acronym

Ma'anarsa

FIR

Martanin Ƙarshen Ƙarfafawa

Farashin FPGA

Filin-Shirye-shiryen Ƙofar Array

LED

diode mai haske

MLE

Injin Koyon Inji

Sdhc

Amintaccen Babban Ƙarfin Dijital

SDXC

Amintaccen Ƙarfin Ƙarfafawar Dijital

SPI

Interial gefe Interface

VIP

Dandalin Matsalolin Bidiyo

USB

Universal Serial Bus

Neuro Network

Filter Filter IP Core Guide User

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
1. Gabatarwa
Lattice FIR (Finite Impulse Response) Filter IP core shine mai daidaitawa da yawa, matattarar tashar FIR mai yawa, aiwatarwa ta amfani da babban aikin sysDSPTM tubalan samuwa a cikin na'urorin Lattice. Baya ga matattarar ƙima guda ɗaya, tushen IP ɗin kuma yana goyan bayan kewayon lalatawar polyphase da masu tacewa. Za a iya sarrafa amfani da cinikin-kashe kayan aiki ta hanyar ƙididdige abubuwan da ake amfani da su don aiwatar da tacewa. Fitar Filter IP core tana goyan bayan manyan tashoshi 256, tare da kowanne yana da har zuwa 2048 famfo. Bayanan shigar da bayanai, ƙididdigewa da faɗin bayanan fitarwa ana iya daidaita su akan kewayo mai faɗi. Babban IP ɗin yana amfani da cikakken daidaitaccen ciki yayin da yake barin daidaitaccen fitarwa mai canzawa tare da zaɓuɓɓuka da yawa don jikewa da zagaye. Za'a iya ƙididdige ƙididdiga na tacewa a lokacin tsarawa da/ko sake saukewa yayin lokacin gudu ta hanyar shigar da tashar jiragen ruwa. Hakanan za'a iya samar da ainihin IP Filter Filter ta amfani da Lattice FIR Filter Simulink® Model. Don bayani kan kwararar Simulink, koma zuwa Tsarin FPGA tare da koyawa ta ispLEVER.

6 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User

2. Gaggawar Facts

Tebur 2.1 ta hanyar Table 2.3 yana ba da bayanai masu sauri game da FIR Filter IP core don LatticeXP2TM, LatticeECP3TM, da na'urorin LatticeECP5TM.

Tebur 2.1. FIR Filter IP Core don LatticeXP2 Na'urorin Gaggawar Facts

FIR IP Kanfigareshan

1 Tashoshi 64 Taps
16 Masu yawa

1 Tashoshi 24 Taps 6 Multipliers

1 Tashoshi 48 Taps 12 Multipliers

Amfanin Albarkatun Mahimmanci
Tallafin Kayan Aikin Zane

Iyalan FPGA Suna Taimakawa Ƙananan Na'urar da ake Buƙatar Na'urar LUTs sysMEM EBRs Masu Rijista DSP Slice Lattice Implementation Synthesis Simulation

Saukewa: LFXP2-5E
211 4
250 1

LatticeXP2 LFXP2-40E LFXP2-40E-7F672C
241 4
272 1
Lattice Diamond 3.10 Synplify Pro F-2012.09L-SP1
Modelsim SE 10.2c Active-HDL 8.2 Lattice Edition

Saukewa: LFXP2-8E
246 4
281 1

Tebur 2.2. FIR Filter IP Core don LatticeECP3 Na'urorin Gaggawar Facts

Amfanin Albarkatun Mahimmanci
Tallafin Kayan Aikin Zane

Iyalan FPGA Suna Goyan bayan Ƙaramar Na'urar da ake Buƙatar Na'urar da aka Nufi LUTs sysMEM EBRs Masu Rijista MULT18X18 Lattice Aiwatar da Ƙirar Ƙirar Ƙimar

4 Tashoshi 64 Taps
1 Mai yawa
866 32 2041 64

FIR IP Kanfigareshan
1 Tashoshi 32 Taps 32 Multipliers
LatticeECP3 LFE3-35EA LFE3-150EA-6FN672C
212 2
199 4
Lattice Diamond 3.10 Synplify Pro F-2012.09L-SP1
Modelsim SE 10.2c Active-HDL 8.2 Lattice Edition

1 Tashoshi 32 Taps 8 Multipliers
200 4
303 6

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User

Tebur 2.3. FIR Filter IP Core don LatticeECP5 Na'urorin Gaggawar Facts

FIR IP Kanfigareshan

4 Tashoshi 64 Taps
1 Mai yawa

1 Tashoshi 32 Taps 32 Multipliers

1 Tashoshi 32 Taps 8 Multipliers

Amfanin Albarkatun Mahimmanci
Tallafin Kayan Aikin Zane

Iyalan FPGA Suna Taimakawa Ƙananan Na'urar da ake Buƙatar Na'urar LUTs sysMEM EBRs Masu Rijista DSP Slice Lattice Implementation Synthesis Simulation

Saukewa: ECP5

LFE5UM-85FEA

LFE5U-85F-6BG756C

248

202

201

222

199

303

Lattice Diamond 3.10

Daidaitawa Pro F-2012.09L-SP1

Aldec Active-HDL 10.3 Lattice Edition

ModelSim SE 10.2c

8 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User
3. Features
Matsakaicin adadin famfo har zuwa 2048 · Input da coefficients nisa daga 4 zuwa 32 bits · Multi-tashar goyon bayan har zuwa 256 tashoshi · Ragewa da Interpolation rabo daga 2 zuwa 256 · Taimakawa ga rabin-band tace · Configurable daidaitacce daga cikakken layi daya. zuwa serial · Sa hannu ko ba a sanya hannu ba da ƙididdiga · Ƙididdigar ƙididdiga da ingantawa mara kyau · Tallafin ƙididdiga masu sake saukewa · Cikakken ƙididdiga mai ƙididdigewa · Faɗin fitarwa da daidaito · Zaɓaɓɓen ambaliya: zagaye ko jikewa · Zaɓuɓɓuka zaɓaɓɓu: yanke, zagaye zuwa sifili. , zagaye nesa da sifili, zagaye zuwa mafi kusa da haɗuwa
kewayawa · Nisa da ƙayyadaddun ƙayyadaddun ƙayyadaddun bayanai ta amfani da ƙayyadaddun bayanin rubutu · Siginonin musafaha don sauƙaƙe musanyawa mai santsi

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
4. Bayanin Aiki
Wannan babin yana ba da bayanin aikin FIR Filter IP core.
4.1. Zane-zane na Interface
Zane na babban matakin dubawa na FIR Filter IP core ana nuna shi a cikin Hoto 4.1.

Hoto 4.1. Babban-Level Interface don FIR Filter IP Core
4.2. FIR Tace Architecture
FIR tace aiki akan bayanai sampAna iya siffanta su azaman aikin jimlar samfuran. Don tace N-tap FIR, shigarwar na yanzu sample da (N-1) shigarwar da ta gabata sampAna ninka les ta N tace coefficients kuma ana ƙara samfuran N da aka samu don ba da fitarwa guda ɗayaample kamar yadda aka nuna a kasa.
(1)
A cikin ma'auni na sama, hn , n=0,1,…, N-1 shine amsawar motsa jiki; xn, n=0,1,…, shine shigar; kuma yn, n=0,1,…, shine
fitarwa. Adadin abubuwan jinkiri (N-1) yana wakiltar tsari na tacewa. Adadin bayanan shigar samples (na yanzu da na baya) da aka yi amfani da su a cikin lissafin fitarwa ɗaya sample yana wakiltar adadin taffun tacewa (N).
4.2.1. Aiwatar da tsari kai tsaye
A cikin aiwatar da tsari kai tsaye da aka nuna a cikin Hoto 4.2, shigarwar sampLes za a matsa zuwa jerin masu yin rajista kuma kowane rajistar canji yana haɗa zuwa mai ninka. Ana tattara samfuran daga masu ninkawa don samun fitowar Fitar Fitar sample.

10 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User
Hoto 4.2. Fitar FIR mai kai tsaye
4.2.2. Aiwatar Sirrik
Martanin sha'awa ga yawancin matatun FIR yana da ma'ana. Ana iya amfani da wannan ƙa'idar gabaɗaya don rage buƙatun ƙididdiga da samar da ingantattun tacewa na yanki. Yana yiwuwa a yi amfani da rabi ɗaya kawai na masu ninkawa don ƙididdige ƙididdiga masu ƙima idan aka kwatanta da waɗanda aka yi amfani da su don irin wannan tacewa tare da ƙididdiga marasa daidaituwa. Ana nuna aiwatar da ƙididdiga masu ƙima a cikin hoto 4.3.

Hoto 4.3. Ƙimar Ƙirar Ƙarfafawa na FIR Tace Aiwatar
4.2.3. Polyphase Interpolation FIR Tace
Zaɓin tacewa na polyphase interpolation yana aiwatar da ingantaccen ƙididdigewa 1-to-P tacewa wanda aka nuna a ƙasa, inda P shine lamba mafi girma fiye da 1. Hoto na 4.4 yana nuna madaidaicin polyphase, inda kowane reshe ake magana da shi azaman polyphase.

Hoto 4.4. Polyphase Interpolator

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
A cikin wannan tsari, za a loda bayanan shigarwa cikin kowane polyphase a lokaci guda kuma za a sauke bayanan fitarwa na kowane polyphase azaman fitarwa s.ampFarashin FIR. Adadin polyphases daidai yake da ma'aunin interpolation. An ba da ƙididdiga ga duk polyphases daidai.
4.2.4. Polyphase Decimation FIR Tace
Zabin tacewa mai ƙima na polyphase yana aiwatar da ingantaccen ƙididdigewa P-to-1 tacewa wanda aka nuna a cikin Hoto 4.5, inda P shine lamba fiye da 1.

Hoto 4.5. Polyphase Decimator
A cikin wannan tsari, shigarwar sample ana loda shi a jere a cikin kowane nau'in polyphase tare da ciyar da polyphase ɗaya kawai a lokaci guda. Lokacin da duk polyphases an ɗora su da kamarampHar ila yau, sakamakon polyphases ana tattara su kuma ana sauke su azaman fitarwar tacewa ta FIR. A cikin wannan tsari, shigar da P samples samar daya fitarwa sample, inda P shine ma'anar raguwa.
4.2.5. Multi-channel FIR Filters
Ya zama ruwan dare don ganin filtattun FIR da ake amfani da su a cikin yanayin sarrafa tashoshi da yawa. Matsakaicin yiwuwar aiwatar da aikin tacewa na FIR yana da yawa fiye da abin da ake buƙata don sarrafa tashoshi ɗaya. Don irin waɗannan aikace-aikacen, yana da kyawawa a yi amfani da albarkatun iri ɗaya a cikin lokaci mai yawa don gane matattarar FIR tashoshi da yawa. Sai dai a cikin daidaitattun aiwatarwa, inda ake amfani da isassun masu haɓakawa don aiwatar da duk mahimman ƙididdiga a cikin zagayowar agogo ɗaya, tacewa ta FIR tana amfani da famfo mai zaman kanta da ƙwaƙwalwar ƙima don ciyar da kowane mai haɓaka. Don haka, aiwatar da tashoshi da yawa yana haifar da ƙarancin amfani da ƙwaƙwalwar ajiya idan aka kwatanta da sautuka da yawa na matattarar FIR. Ga lokuta, inda duk tashoshi ke amfani da saiti iri ɗaya, ta yin amfani da matatar FIR mai yawan tashoshi yana da bayyanannen advan.tage na buƙatar ƙarami coefficient memories.

4.3. Cikakken Bayani
Hoto 4.6 yana nuna zane-zane na toshe aikin na FIR Filter IP core.

akwatin gawa coeff da coeffset

Ƙwaƙwalwar Ƙwaƙwalwa

din

Shigar da Rajista

Matsa Ƙwaƙwalwar ajiya

Symmetry Adder

Multiplier Array

Bishiyar Adder

Gudanar da fitarwa

dut

inpvalid ibstart ifactor dfactor
dalilai

Dabarun Sarrafa
Hoto 4.6. Tsarin Toshe Aiki

mara inganci toshe rfi

12 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User
Ana adana bayanai da ƙididdigewa a cikin ƙwaƙwalwar ajiya daban-daban da aka nuna azaman ƙwaƙwalwar famfo da ƙwaƙwalwar ƙira a cikin zanen da ke sama. Ana amfani da adder ɗin simmetry idan ƙididdiga masu ma'ana. Ƙirar mai ninka ta ƙunshi ɗaya ko fiye da yawa dangane da ƙayyadaddun mai amfani. Itacen adder yana yin jimlar samfuran. Dangane da ƙayyadaddun tsari, ana aiwatar da bishiyar adder, ko wani ɓangarensa, a cikin tubalan DSP. Tushen sarrafa kayan fitarwa yana aiwatar da raguwar nisa fitarwa da kuma sarrafa daidaitattun bayanai. Wannan toshe yana ƙunshe da dabaru don tallafawa nau'ikan zagaye daban-daban da ambaliya. Katange mai lakabin Control Logic yana gudanar da tsara jadawalin bayanai da ayyukan ƙididdiga bisa nau'in tacewa (interpolation, decimation ko multi-channel) da multixing.
Ana sarrafa maɓallan famfo da ƙayyadaddun ƙwaƙwalwar ajiya daban-daban don daidaitawa daban-daban na tacewar FIR. Hoto 4.7 yana nuna ayyukan ƙwaƙwalwar ajiya don maɓalli 16, tashoshi 3, matattarar FIR mai ma'ana tare da masu ninka biyu.

Hoto 4.7. Matsa da Gudanar da Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwaƙwalwa na Sample FIR Tace
A cikin zanen, akwai memorin taɓawa guda biyu da ƙayyadaddun ƙwaƙwalwar ajiya don kowane mai ninka. Zurfin kowane ƙwaƙwalwar ajiya shine rufi (taps/2/multiplier) * tashar, wanda shine 12 a cikin wannan tsohonample, inda ceil(x) mai aiki ya dawo da babbar lamba ta gaba, idan hujjar x ta kasance mai juzu'i.

4.4. Ana saita Core Filter na FIR
4.4.1. Zaɓuɓɓukan Gine-gine
Zaɓuɓɓukan don adadin tashoshi, adadin famfo, da nau'in tacewa masu zaman kansu ne kuma kai tsaye an kayyade su a cikin Architecture shafin na cibiyar sadarwa ta IP (duba Saitunan Sigar don cikakkun bayanai). Idan ana buƙatar ƙididdige ƙididdiga na polyphase ko interpolator, ƙila za a iya ƙayyadaddun ƙayyadaddun ƙayyadaddun abu ko abubuwan haɗin kai kai tsaye a cikin mu'amala. Hakanan za'a iya ƙididdige ƙimar ƙima ko haɗin kai ta hanyar shigar da tashar jiragen ruwa yayin aiki ta zaɓin zaɓin Maɓalli mai dacewa. Idan aka zaɓi zaɓin maɓalli mai canzawa (ko mai canzawa), ƙimar ƙima (ko interpolation) za'a iya bambanta daga biyu zuwa Factor Decimation (ko Factor Interpolation) ta hanyar shigar da tashar.
4.4.1.1. Ƙayyadaddun Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙidaya An Ƙayyadaddun Ƙirar Tace ta amfani da Ƙaƙƙarfan Ƙirar file. Ƙididdigar ƙididdiga file rubutu ne file tare da ƙididdiga ɗaya a kowane layi. Idan ma'aunin ƙididdiga masu ma'ana, akwatin rajistan Symmetric Coefficients dole ne a duba shi don haka ainihin IP ɗin yana amfani da adiresoshin siminti don rage adadin masu ninka da ake amfani da su. Idan an duba akwatin Simmetric Coefficients, rabin adadin ƙididdiga ne kawai ake karantawa daga mahaɗin file. Don tace n-tap madaidaicin madaidaicin madaidaicin, adadin

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
coefficients karanta daga coefficients file daidai yake da rufi (n/2). Don matattarar tashoshi da yawa, ƙididdigar tashoshi 0 an ƙayyade farko, sannan waɗanda na tashar 1, da sauransu. Don matattarar tashoshi da yawa, akwai zaɓi don tantance ko ƙayyadaddun ƙididdiga sun bambanta ga kowane tashoshi ko iri ɗaya (na kowa) ga duk tashoshi. Idan ƙididdiga ta gama gari, saiti ɗaya kawai na ƙididdiga yana buƙatar ƙididdige su a cikin ƙididdiga file. Ƙididdiga masu ƙima a cikin file na iya zama a cikin kowane radix (dicimal, hexadecimal ko binary) wanda mai amfani ya zaɓa. Ana amfani da ma'aikaci mara kyau mara kyau kawai idan an ƙayyade ƙididdiga a cikin radix na goma. Don radice na hexadecimal da binary, lambobin dole ne a wakilta su a cikin nau'i na ma'amala biyu. Exampda coefficients file a sigar decimal don taɓa 11, an ba da saitin ƙididdiga masu-bit 16 a ƙasa. A cikin wannan example, madaidaicin ma'aunin binary shine 0. -556 -706 -857 -419 1424 5309 11275 18547 25649 30848 32758 An exampda coefficients file a cikin tsari mai iyo don shari'ar da ke sama lokacin da Coefficients binary point matsayi ne 8, an ba da ƙasa. Za a ƙididdige ƙididdige ƙididdigewa don dacewa da bayanan ɓangarorin 16.8 wanda a ciki 16 shine cikakken faɗin ƙididdiga, kuma 8 shine faɗin ɓangaren juzu'i. -2.1719 -2.7578 -3.3477 -1.6367 5.5625 20.7383 44.043 72.45 100.0191 120.5 127.96 Idan akwatin rajistan shiga na Reloadable Coefficients aka duba, za a iya duba coefficients da coefficients F. Tare da wannan zaɓin, dole ne a ɗora abubuwan da ake so kafin aikin tacewa. Dole ne a ɗora nauyin ƙididdiga a cikin takamaiman tsari wanda shirin da aka kawo tare da tushen IP ya ƙayyade. Cibiyoyin IP ɗin kuma na iya yin oda a cikin zaɓi na zaɓi, kodayake ta amfani da ƙarin albarkatu. Idan ana son wannan zaɓi, za'a iya duba akwatin akwatin Sake yin oda Coefficients Ciki. Tare da wannan zaɓi, za'a iya ɗora ƙididdiga a cikin tsari na yau da kullun zuwa ainihin.
4.4.1.2. Factor Multipleer Multiplexing Factor Ana iya sarrafa abin da ake samarwa da kuma amfani da albarkatu ta hanyar sanya ƙimar da ta dace zuwa ma'aunin Factor Multiplier Multiplexing Factor. Ana iya samun cikakken aiki na layi daya (bayanan fitarwa guda ɗaya a kowane zagaye na agogo) ta hanyar saita Faɗakarwar Multiplexing Factor zuwa 1. Idan Multiplier Multiplexing Factor an saita zuwa matsakaicin ƙimar da aka nuna a cikin dubawa, ana tallafawa cikakken jerin aiki kuma yana ɗaukar har zuwa n. agogo don lissafta bayanan fitarwa guda ɗaya sample, inda n shine adadin famfo don matatar FIR mara daidaituwa da rabin adadin famfo don tacewar FIR mai ma'ana. Matsakaicin ƙimar Factor Multiplier Multiplexing Factor don daidaitawa daban-daban na tace n-tap FIR an bayar da shi a cikin Tebur 4.1.

14 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User

Table 4.1. Matsakaicin Factor Multiplexing Multiplier don Tsari Daban-daban*

Nau'in FIR Mara-simmetric Half-band

Adadin Single n Ceil(n/2) bene ((n+1)/4)+1

Interpolator tare da Factor=i Ceil(n/i) Rufi (n/2i) bene ((n+1)/4)

* Lura: Ƙasar mai aiki (x) tana mayar da ƙananan lamba na gaba, idan x ƙimar juzu'i ce.

Decimator tare da Factor Ceil(n/d) Rufi (n/2d) bene ((n+1)/8)+1

4.4.2. Zaɓuɓɓukan Ƙayyadaddun I/O
Ana amfani da abubuwan sarrafawa a cikin I/O Specifications interface tab don ayyana faɗuwa daban-daban da madaidaitan hanyoyin a cikin hanyar bayanai. Za a iya siffanta nisa da matsayi na binaryar bayanan shigarwa da ƙididdiga masu yawa. Daga faɗin bayanan shigarwa, faɗin maɗaukaki da adadin famfo, cikakken daidaitaccen faɗin fitarwa da wuri na gaskiya na ma'anar binaryar fitarwa ta atomatik. Ana jujjuya cikakkiyar fitowar madaidaici zuwa ƙayyadaddun fitarwa na mai amfani ta hanyar sauke wasu mafi ƙarancin mahimmanci (LS) da wasu mafi mahimmanci (MS) ragowa kuma ta hanyar aiwatar da ƙayyadadden zagaye da sarrafa kwararar ruwa. An kayyade fitarwa ta hanyar nisa mai fitarwa da ma'aunin matsayi na binaryar fitarwa.
4.4.2.1. Zagaye
Zaɓuɓɓuka biyar masu zuwa ana goyan bayan zagayowar: · Babu wanda ke watsar da duk ragi zuwa dama na abin da aka fi sani da shi kuma ya bar abin da ba a gyara ba. · Zagaye Zagaye zuwa mafi kusancin lamba mai inganci. Zagaye daga sifili Zagaye daga sifili idan ɓangaren juzu'i ya kasance daidai da rabi. · Juyawa zuwa sifili Zagaye zuwa sifili idan ɓangaren juzu'i ya kasance daidai da rabi. · Juyawa masu jujjuyawa zuwa mafi kusa koda darajar idan ɓangaren juzu'i ya kasance daidai da rabi.

4.4.3. Zaɓuɓɓukan aiwatarwa
4.4.3.1. Nau'in Ƙwaƙwalwa
Mahimmancin Filter Filter na FIR yana amfani da ƙwaƙwalwar ajiya don adana bayanan fam ɗin jinkiri, ƙayyadaddun ƙididdigewa da wasu saitunan bayanai, shigarwa ko bayanan fitarwa. Adadin raka'a žwažwalwar ajiya da aka yi amfani da shi ya dogara da sigogi da yawa da suka haɗa da faɗin bayanai, adadin famfo, nau'in tacewa, adadin tashoshi da daidaiton ƙima. A mafi yawan lokuta, kowane mai ninka yana buƙatar naúrar ƙwaƙwalwar ajiya guda ɗaya da naúrar ƙwaƙwalwar ƙima ɗaya. Matsalolin tsaka-tsaki ko lalatawa na iya kuma amfani da abubuwan shigar da bayanai ko abubuwan fitarwa. Za a iya amfani da zaɓi na nau'in ƙwaƙwalwar ajiya don tantance ko ana amfani da EBR ko ƙwaƙwalwar ajiya da aka rarraba don bayanai, ƙididdiga, shigarwa da ma'ajin fitarwa. Zaɓin da ake kira Auto ya bar wannan zaɓi zuwa kayan aikin janareta na IP, wanda ke amfani da EBR idan ƙwaƙwalwar ajiya ta yi zurfi fiye da wurare 128 kuma an rarraba ƙwaƙwalwar ajiya in ba haka ba.

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User

4.5. Bayanin sigina
Ana ba da bayanin mashigai na Input/Output (I/O) na FIR Filter IP core a cikin Table 4.2.

Table 4.2. Ma'anar Ma'anar Tashar Tashar Babban Mataki

Port

Bits

Janar I / O

clk

rstn

din

Faɗin bayanan shigarwa

rashin inganci

dout mara inganci
rfi

Faɗin fitarwa 1
1

Lokacin da aka zaɓi ƙididdiga masu iya sake saukewa

akwatin gawa

Bayanan kula 1*

kofe

I/O

Bayani

Agogon tsarin don bayanai da sarrafa abubuwan da aka shigar da fitarwa.

Faɗin tsarin siginar asynchronous mai aiki-ƙananan sake saiti.

Bayanan shigarwa.

Shigar da ingantaccen sigina. Ana karanta bayanan shigarwa lokacin kawai

rashin inganci yana da girma.

Bayanan fitarwa.

Cancantar bayanan fitarwa. Dout bayanan fitarwa yana aiki ne kawai lokacin

wannan sigina yana da girma.

Shirye don shigarwa. Wannan fitarwa, lokacin da girma, yana nuna cewa IP

core yana shirye don karɓar bayanan shigarwa na gaba. Ingantattun bayanai na iya

a shafa a din kawai idan rfi ya yi yawa a agogon baya

sake zagayowar.

Shigar da ƙididdiga. Dole ne a ɗora nauyin ƙididdiga

ta wannan tashar jiragen ruwa a cikin takamaiman tsari. Koma zuwa sashin

Yin hulɗa tare da FIR Filter IP core don cikakkun bayanai.

Lokacin da aka tabbatar, za a rubuta ƙimar akwatin gawar bas a ciki

coefficient memories.

kafet

Ana amfani da wannan shigarwar don siginar tacewa don amfani da kwanan nan

ɗora Kwatancen ƙididdiga. Dole ne a buga wannan siginar sama don

sake zagayowar agogo ɗaya bayan loda duk saitin ƙididdiga

yin amfani da akwatin gawa da kuma coeffwe.

Lokacin da Adadin tashoshi ya fi 1

ibstart

Fara toshewar shigarwa. Don daidaitawar tashoshi da yawa, wannan shigarwar

gano tashar 0 na shigarwar.

toshe

Farkon toshewar fitarwa. Don daidaitawar tashoshi da yawa, wannan

fitarwa yana gano tashar 0.

Lokacin da aka duba ma'aunin tsaka-tsaki mai canzawa ko ma'aunin raguwa mai canzawa

izza

rufi (Log2 (Interpolation

Interpolation factor darajar

factor+1))

dfactor

ceil(Log2(Decimation factor+1))

Ƙimar ƙima

dalilai

Yana saita factor interpolation ko ma'aunin raguwa.

I/Os na zaɓi

Kunna agogo. Yayin da wannan siginar ya ƙare, ainihin zai

yi watsi da duk sauran abubuwan da ke aiki tare kuma ku kula da halin yanzu

jihar

Sake saitin aiki tare. Lokacin da aka tabbatar da aƙalla agogo ɗaya

sake zagayowar, duk rijistar da ke cikin ainihin IP an fara farawa don sake saitawa

jihar

Bayanan kula: 1. Nisa don nau'in sa hannu da ma'amala mai ma'ana shine Faɗin Maɗaukaki +1. 2. Nisa don tsaka-tsakin da ba a sanya hannu ba da daidaitawa shine Faɗin Maɗaukaki +2. 3. Nisa ga duk sauran lokuta shine Faɗin Coefficients.

16 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User

4.6. Yin hulɗa tare da FIR Filter IP Core
4.6.1. Bayanan bayanai
Ana ciyar da bayanai a cikin ainihin ta hanyar din kuma ana fitar da su daga ainihin ta hanyar dout.

4.6.2. Tashoshi da yawa
Don aiwatar da tashoshi da yawa, tashoshin jiragen ruwa biyu, ibstart da obstart, suna samuwa a cikin ainihin IP don daidaita lambobin tashar. Ana amfani da shigarwar ibstart don gano bayanan tashar 0 da aka yi amfani da su a abubuwan da aka shigar. Ƙaddamarwar fitarwa tana tafiya mai girma lokaci guda tare da tashar 0 fitarwa bayanai.

4.6.3. Maɓallin Rarraba Maɓalli/Lalata
Lokacin da ma'anar interpolation (ko decimation) ke canzawa, ana ƙara mashigai ifactor (ko dfactor) da factoret zuwa ainihin IP. Matsakaicin tsaka-tsaki (ko ragewa) da ake amfani da shi akan tashar ifactor (ko dfactor) an saita lokacin da abubuwan siginar bugun jini ya yi girma. Lokacin da yanayin interpolation (ko decimation) ya canza, fitarwar rfi yana raguwa don ƴan hawan keke. Lokacin da ya sake zama babba, tacewa yana aiki azaman tacewa mai tsaka-tsaki (ko ragewa) daidai da sabon ƙimar ƙima.

4.6.4. Abubuwan da ake sake saukewa
Lokacin da aka zaɓi Coefficients masu sake saukewa, ana amfani da ƙarin tashoshin jiragen ruwa guda biyu, akwatin gawa da coeffwe, don sake loda abubuwan ƙididdiga. Ana buƙatar ɗora duk abubuwan ƙididdigewa a cikin tsari ɗaya, yayin da ke kiyaye siginar coeffwe mai girma a duk tsawon lokacin lodawa. Bayan an ɗora duk abubuwan ƙididdigewa, siginar shigarwar coeffset dole ne a buga sama da ƙarfi don zagayowar agogo ɗaya don sabbin ƙididdiga don yin tasiri.
Akwai hanyoyi guda biyu waɗanda za a iya amfani da ƙididdiga don sake loda ƙwaƙwalwar ƙididdiga, kamar yadda aka ayyana ta hanyar Matsakaicin Sake yin oda.
Lokacin da ba a zaɓi Sake yin oda Coefficients Ciki ba, dole ne a yi amfani da ƙididdiga a cikin wani jeri na musamman don sake loda ƙwaƙwalwar ƙididdiga. Danyewar ƙididdiga, kamar yadda aka ƙayyade a cikin ƙididdiga file, za a iya jujjuya zuwa jerin abubuwan da za a sake saukewa ta amfani da shirin tsara tsara coeff_gen.exe (na Windows) da ke ƙarƙashin babban fayil ɗin gui a cikin adireshin shigarwa na IP (na misali.ample, karkashin C:LatticeCorefir_core_v6.0gui babban fayil). Sunayen shirin tsara tsara mahalli na UNIX da Linux coeff_gen_s da coeff_gen_l bi da bi. Don Windows, ana kiran shirin kamar haka:
coeff_gen.exefile_name> .lpc
Lura: Idan a lpc file, darajar siga varcoeff= eh, da fatan za a canza shi zuwa A'a kafin samar da ROM files da hannu.
Wannan umarnin yana canza ƙididdiga a cikin shigarwar file, kamar yadda coeff ya fadafile= siga a cikin lpc file, zuwa jerin abubuwan ƙididdiga masu ɗaukar nauyi file mai suna coeff.mem. Lura cewa fitarwa file na iya ƙunsar ƙarin ƙididdiga fiye da yadda aka samo asali saboda shigar da sifili coefficients. Duk ƙididdiga a cikin fitarwa file, ciki har da sifilai, dole ne a yi amfani da su ta hanyar tashar akwatin gawar. Don samun jerin aikace-aikacen ƙididdiga, gyara abubuwan shigar da bayanai file tare da jerin lambobi (misali 1,2) kuma IP ɗin zai gudanar da file ta atomatik. A cikin yanayin ƙididdiga masu sake saukewa, ainihin ba za ta kasance a shirye don aiki ba (fitin rfi ba zai yi girma ba) har sai an ɗora ƙididdiga kuma an tabbatar da coeffset mai girma.
Lokacin da aka zaɓi ma'aunin Sake yin oda a Ciki, za a sake yin oda da ƙididdiga a cikin ainihin IP ba tare da buƙatar sake yin odar hannu da aka kwatanta a baya ba. Tare da wannan zaɓi, ana ƙara yin oda dabaru zuwa ainihin IP kuma mai amfani zai iya amfani da ƙididdiga a cikin jerin al'ada.
A cikin wannan yanayin, idan aka zaɓi ma'auni na Symmetric Coefficients, rabin ƙididdigan da aka bayar kawai za a yi amfani da su. Domin misaliample, idan tsarin shigar da danyen mai ya kasance: 1 2 3 4 5 6 5 4 3 2 1, adadin da za a yi amfani da shi zai zama 1 2 3 4 5 6.
Hakazalika, idan aka zaɓi Half Band, za a watsar da duk abubuwan shigar da ke cikin madaidaitan wurare, sai na ƙarshe. Don misaliample, idan danyen tsarin shigar da kayan aiki shine: 1 0 2 0 3 0 4 0 5 6 5 0 4 0 3 0 2 0 1, adadin da za a yi amfani da shi zai zama 1 2 3 4 5 6.
Lura: Idan siga varcoeff= a cikin lpc file an saita zuwa Ee, canza shi zuwa A'a kafin samar da sabbin ƙididdiga file.

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
4.7. Ƙayyadaddun lokaci
An ba da zane-zane na lokaci don ainihin Filter IP na FIR a cikin Hoto 4.8 ta Hoto 4.17. Lura cewa akwai ƙayyadaddun ƙayyadaddun lokaci daban-daban don wasu aikace-aikacen tace FIR ta amfani da na'urorin Lattice XP2/ECP3/ECP5. Hoto 4.8 ta hanyar Hoto 4.11 ya shafi duk aikace-aikacen FIR.
4.7.1. Ƙayyadaddun ƙayyadaddun lokaci masu dacewa ga Duk na'urori
Hoto 4.8. Tashoshi Guda ɗaya, Tace Fitar FIR guda ɗaya tare da Ci gaba da shigarwa

Hoto 4.9. Tashoshi Guda, Fitar FIR Guda Guda tare da Gizari a Hoton Shigarwa 4.10. Sigina na Factorset
Hoto 4.11. Ƙaddamarwa Reloading

18 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User
4.7.2. Ƙayyadaddun ƙayyadaddun lokaci ga LatticeXP2, LatticeECP3 da LatticeECP5
Baya ga alkalumman da suka gabata, Hoto 4.12 ta hanyar Hoto 4.14 ana amfani da su a cikin amfani da na'urorin LatticeXP2, LatticeECP3, da LatticeECP5: madaidaici mara kyau, rabin band, madaidaicin tsaka-tsaki da raguwa, da aikace-aikacen ta amfani da 36 × 36 multipliers.
Hoto 4.12. Multi-Channel Single Rate Filter FIR (Tashoshi 3)

Hoto 4.13. Multi-Channel (3 Channels) Interpolator (Factor of 3)

Hoto 4.14. Multi-Channel (3 Channels) Decimator (Factor of 3)

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
4.7.3. Ƙayyadaddun ƙayyadaddun lokaci masu dacewa ga LatticeECP3 da LatticeECP5 Aiwatar da su
Kamar yadda aka nuna a baya, Hoto 4.15 zuwa Hoto 4.17 yana shafi duk na'urorin LatticeECP3 da Lattice ECP5 ban da waɗanda aka jera musamman a sashin da ya gabata.

Hoto 4.15. Multi-Channel Single Rate Filter FIR (Tashoshi 3)

Hoto 4.16. Multi-Channel (3 Channels) Interpolator (Factor of 3)

Hoto 4.17. Multi-Channel (3 Channels) Decimator (Factor of 3)

20 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User

5. Saitunan sigogi

Ana amfani da kayan aikin IPexpress da Clarity Designer don ƙirƙirar IP da tsarin gine-gine a cikin software na Diamond. Kuna iya komawa zuwa sashin Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwaƙwalwa na IP akan yadda ake samar da IP.
Shafin 5.1 yana ba da jerin sigogin daidaitawar mai amfani don ainihin IP Filter Filter. An ƙayyadadden saitunan sigina ta amfani da FIR Filter IP core Configuration interface a cikin IPexpress ko Clarity Designer. Yawancin zaɓuɓɓukan ma'aunin ma'aunin ma'auni na FIR Filter IP an raba su a cikin shafuka masu dubawa da yawa kamar yadda aka bayyana a wannan babin.

Tebur 5.1. Ƙididdigar sigina don Filter IP Core na FIR

Siga

Rage

Tace Bayani

Yawan tashoshi

1 zu256

Yawan famfo

1 zu2048

Nau'in tace

{Kishi ɗaya, Interpolator, Decimator}

Factor interpolation

2 zu256

Maɓalli mai canzawa

{Iya, A'a}

Halin lalacewa

2 zu256

Maɓalli mai canzawa

{Iya, A'a}

Ƙididdigar Ƙididdigar Ƙira

Ƙididdigar ƙididdiga masu sake saukewa

{Iya, A'a}

Sake yin odar ƙididdiga a ciki

{Iya, A'a}

saita ƙididdiga

{Na kowa, Daya kowane tasha}

Simmetric coefficients

{Iya, A'a}

Sihiri mara kyau

{Iya, A'a}

Rabin band

{Iya, A'a}

Coefficient radix

{Mai iyo, Decimal, Hex, Binary}

Haɗin kai file

Buga ko Bincika

Zaɓuɓɓuka na ci gaba

Multiplier Multiplexing factor

Bayanan kula 1, bayanin kula 2

Adadin tubalan SysDSP a jere

5 – Bayani na 3

Ƙayyadaddun I/O

Nau'in bayanan shigarwa

{An sanya hannu, Ba a sanya hannu ba}

Faɗin bayanan shigarwa

4 zu32

Shigar da bayanai matsayi matsayi na binary

-2 zuwa Faɗin shigar bayanai + 2

Nau'in ƙididdiga

{An sanya hannu, Ba a sanya hannu ba}

Faɗin haɗin kai

4 zu32

Matsakaicin matsayi na binary

-2 zuwa Faɗin Haɗaɗɗiya + 2

Faɗin fitarwa

4 zuwa Matsakaicin Nisa Fitowa

Fitar matsayi na binary

(4+ Matsayin maki binaryar bayanan shigarwa + madaidaicin madaidaicin matsayi mafi girman girman fitarwa) zuwa (Nisa na fitarwa + binary na bayanan shigarwa
Matsayin ma'ana + Matsayin madaidaicin matsayi - 4)

Daidaitaccen sarrafawa

Zagayewar Zuciya

{Saturation, Kunnawa}
{Babu, Zagaye, Zagaye daga sifili, Zagaye zuwa sifili, Juyawa mai jujjuyawa}

Default
4 64 Kudi ɗaya 2 No 2 No
Ee Babu Na kowa No Babu Babu Decimal -
Bayanan kula 2 Note 3
An sanya hannu 16
An sanya hannu 16 0 38 0
Cikewa Babu

Nau'in Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Ƙwaƙwalwar Data Nau'in Ƙwaƙwalwar Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwararren Ƙwaƙwalwa

{EBR, Rarraba, Auto}

EBR

{EBR, Rarraba, Auto}

EBR

{EBR, Rarraba, Auto}

EBR

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User

Siga

Rage

Default

Nau'in buffer na fitarwa

{EBR, Rarraba, Auto}

EBR

Ingantawa

{Yanki, Speed}

{Yanki}

Zabi Portes

{Iya, A'a}

A'a

{Iya, A'a}

A'a

Zaɓuɓɓukan haɗin gwiwa

Ƙuntataccen mita

300

Bayanan kula:

1. Multiplier Multiplexing Factor an iyakance shi da adadin tubalan DSP a cikin na'ura (A) kuma ainihin adadin DSP yana toshe a

zane bukatun (B). Lokacin A> B, an saita Factor Multiplexing Factor zuwa 1; in ba haka ba darajar za ta fi 1.

2. Duba Factor Multiplexing Factor don cikakkun bayanai. 3. Matsakaicin adadin tubalan DSP da ake samu a jere a cikin na'urar da aka zaɓa.

Tsofaffin ƙimar da aka nuna a cikin shafuka masu zuwa sune waɗanda aka yi amfani da su don ƙirar ƙirar Filter Filter. Zaɓuɓɓukan tushen IP na kowane shafin ana tattaunawa dalla dalla.

5.1. Tabbar gine-gine
Hoto 5.1 yana nuna abubuwan da ke cikin shafin Architecture.

Hoto 5.1. Taswirar Gine-gine na FIR Filter IP Core Interface

22 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Tebur 5.2. Abun Interface Tab Architecture
Adadin Tashoshi Adadin Taps Tace Nau'in Interpolation Factor Maɓalli Mai Rarraba Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙarƙashin Ƙaƙwalwa
Ƙididdigar Ƙididdigar Ƙididdiga ta Ƙirƙirar Ƙididdiga ta Symmetric
Half Band Sirri mara kyau
Radix Coefficient

Filter Filter IP Core Guide User
Bayani
Wannan zaɓi yana bawa mai amfani damar tantance adadin tashoshi.
Wannan zaɓi yana bawa mai amfani damar tantance adadin famfo.
Wannan zaɓi yana bawa mai amfani damar tantance ko tacewa ɗaya ce, mai shiga tsakani, ko ƙima.
Wannan zaɓin yana bawa mai amfani damar tantance ƙimar ƙayyadaddun abubuwan haɗin gwiwa. Lokacin da nau'in FIR ya kasance interpolation, ƙimar ya kamata ya zama 2 zuwa 256. In ba haka ba, za a saita shi zuwa 1 ta atomatik.
Wannan zaɓin yana bawa mai amfani damar tantance ko an daidaita ma'aunin interpolation a lokacin tsarawar IP, ko mai canzawa yayin lokacin gudu. Idan an duba wannan, ana saita ma'aunin interpolation ta hanyar mai shigar da tashar tashar jiragen ruwa lokacin da factoret yayi girma. Wannan zaɓin yana bawa mai amfani damar tantance ƙimar ƙayyadaddun ƙima. Lokacin da nau'in FIR ya ƙare, ƙimar ya kamata ya zama 2 zuwa 256. In ba haka ba, za a saita shi zuwa 1 ta atomatik.
Wannan zaɓin yana bawa mai amfani damar tantance ko an daidaita ma'aunin ƙima a lokacin tsarawar IP ko m yayin lokacin gudu. Idan an duba wannan, ana saita ma'aunin raguwa ta hanyar shigar da tashar tashar dfactor lokacin da factoret yayi girma. Wannan zaɓin yana bawa mai amfani damar tantance ko ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun ƙayyadaddun bayanai ne ko kuma ana iya sake saukewa. Idan an duba, za a iya sake loda ma'aunin ƙididdiga yayin aiki mai mahimmanci ta amfani da akwatin akwatin shigar da tashar jiragen ruwa.
Lokacin da aka sake loda ƙididdiga, ana buƙatar shigar da su a cikin wani tsari na musamman. Ana iya yin oda ta amfani da shirin da aka kawo tare da tushen IP. Koyaya, ainihin kuma yana bayar da sake yin oda na zaɓi na kayan aikin a kashe ƙarin kayan masarufi. Idan an zaɓi wannan zaɓi, ana iya shigar da ƙididdiga a cikin jeri na yau da kullun zuwa ainihin, kuma ainihin za ta sake yin oda a ciki kamar yadda ake buƙata. Babu wannan zaɓin lokacin da nau'in Filter ke shiga tsakani, kuma ana kunna ƙididdiga masu ƙima.
Wannan zaɓi yana bawa mai amfani damar tantance ko ana amfani da saitin ƙididdiga iri ɗaya don duk tashoshi, ko kuma ana amfani da saitin ƙididdiga mai zaman kansa ga kowane tashoshi.
Wannan zaɓin yana bawa mai amfani damar tantance ko ƙididdigewar ƙididdiga. Idan an duba wannan, rabin ɗaya ne kawai na adadin ƙididdiga (idan adadin famfo ba su da kyau, rabin ƙimar ana zagayawa zuwa babbar lamba ta gaba) ana karantawa daga farkon farawa. file.
Idan an duba wannan, ana ɗaukar ƙididdiga marasa kyau. Wato rabi na biyu na ƙididdiga an yi su daidai da mummunan madaidaicin madaidaicin rabin-farko.
Wannan zaɓi yana bawa mai amfani damar tantance ko an gane tace rabin band. Idan aka duba wannan, rabin ɗaya ne kawai na adadin ƙididdiga (idan adadin taf ɗin ba shi da kyau, rabin ƙimar ana zagayawa zuwa babbar lamba ta gaba) ana karantawa daga farkon farawa. file.
Wannan zaɓi yana bawa mai amfani damar ƙayyade radix don ƙididdiga a cikin ƙididdiga file. Don radix na goma, munanan dabi'u suna da alamar ragi mara iyaka. Don hexadecimal (Hex) da radice na binary, dole ne a rubuta munanan dabi'u a cikin nau'i na madaidaicin nau'i na 2 ta amfani da daidai adadin lambobi kamar yadda aka ayyana ta ma'aunin nisa na coefficients. An kayyade ma'auni masu iyo a cikin tsari . , inda lambobi 'n' ke nuna ɓangaren lamba da lambobi 'd', ɓangaren decimal. Ma'auni na ma'auni masu iyo dole ne su kasance daidai da faɗin Coefficients da ma'auni na matsayi na biyu na Coefficients. Domin misaliample, idan . shine 8.4 kuma nau'in ƙididdiga ba a sanya hannu ba, ƙimar ƙididdiga ya kamata ya kasance tsakanin 0 da 11111111.1111 (255.9375).

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
Interface Abu Coefficients File
Multiplier Multiplexing Factor
Adadin Tubalan sysDSP a jere

Bayani
Wannan zaɓin yana ba mai amfani damar ƙididdige suna da wurin ƙididdiga file. Idan coefficients file ba a fayyace ba, an fara tace matatun tare da saitin ƙididdiga na asali.
Wannan zaɓi yana bawa mai amfani damar tantance Factor Multiplier Multiplexing Factor. Ya kamata a saita wannan siga zuwa 1 don cikakkun aikace-aikacen layi ɗaya kuma zuwa matsakaicin ƙimar da aka goyan baya a cikin dubawa don cikakkun aikace-aikacen jeri.
Wannan siga yana bawa mai amfani damar ƙididdige matsakaicin adadin masu ninkawa na DSP don amfani da shi a jere na DSP don cimma kyakkyawan aiki. Don misaliampHar ila yau, idan na'urar da aka yi niyya tana da masu haɓaka 20 a cikin jere na DSP kuma ƙirar tana buƙatar 22 multipliers, mai amfani zai iya zaɓar don amfani da duk masu haɓaka 20 a jere ɗaya da biyu masu yawa a cikin wani jere, ko ƙasa da 20 multiplier a kowane jere (misali 8). ), wanda zai iya haifar da kyakkyawan aiki. Ana iya amfani da maɓallai da yawa waɗanda aka bazu zuwa iyakar layuka uku na DSP a cikin misalin FIR guda ɗaya. Wannan sigar tana aiki ne kawai akan na'urorin LatticeECP3 da ECP5.

5.2. Tabbatacce I/O
Hoto 5.2 yana nuna abubuwan da ke cikin shafin Ƙayyadaddun I/O.

Hoto 5.2. Tabbatancin I/O na FIR Filter IP Core Interface

24 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Table 5.3. I/O Ƙayyadaddun Tabba na Interface Abu
Nau'in Shigar da Bayanan Shigar Faɗin Mahimman Bayanan Mahimman Bayanai Nau'in Matsayin Matsayin Nau'in Ƙirar Mahimmanci Faɗin Ƙirar Matsayin Matsayin Ƙirar Ƙarfi
Fitar da Binary Points
ambaliya
Zagaye

Filter Filter IP Core Guide User
Bayani
Wannan zaɓi yana bawa mai amfani damar saka nau'in bayanan shigarwa kamar yadda aka sa hannu ko ba a sanya hannu ba. Wannan zaɓi yana bawa mai amfani damar saka bayanan shigar da lambar twwiod'tsh.complement.
Wannan zaɓin yana bawa mai amfani damar ƙayyade wurin wurin binaryar a cikin bayanan shigarwa. Wannan lambar tana ƙayyadaddun matsayin bit na ma'aunin binary daga LSB na bayanan shigarwa. Idan lambar ta kasance sifili, batu yana daidai bayan LSB, idan tabbatacce, yana zuwa hagu na LSB kuma idan mara kyau, yana zuwa dama na LSB.
Wannan zaɓi yana bawa mai amfani damar tantance nau'in ƙididdiga kamar yadda aka sa hannu ko ba a sanya hannu ba. Idan nau'in ya rattaba hannu, ana fassara maƙasudin bayanan azaman lambar madaidaicin 2. Wannan zaɓi yana bawa mai amfani damar ƙididdige faɗin ƙididdiga. Wannan zaɓin yana bawa mai amfani damar ƙayyade wurin wurin binaryar a cikin ƙididdiga. Wannan lambar tana ƙayyadaddun matsayin bit na ma'aunin binary daga LSB na ƙididdiga. Idan lambar ta kasance sifili, ma'anar tana daidai bayan LSB; idan tabbatacce, yana zuwa hagu na LSB kuma idan mara kyau, yana zuwa dama na LSB.
Wannan zaɓin yana bawa mai amfani damar tantance faɗin bayanan fitarwa. Matsakaicin cikakken daidaitaccen faɗin fitarwa an bayyana shi ta Maxaukar Fitar da Nisa = Faɗin shigarwar bayanai + Faɗin ma'auni + rufi (Log2(Lambar taps/Interpolation factor)). Fitowar ainihin galibi wani ɓangare ne na cikakken ingantaccen fitarwa daidai da faɗin Fitarwa kuma ana fitar da shi bisa ma'auni daban-daban na matsayi na binary. Ana nuna sigar cikakken madaidaicin fitarwa na ciki azaman rubutu a tsaye kusa da sarrafa faɗin fitarwa a cikin mu'amala. Ana nuna tsarin azaman WF, inda W shine cikakken faɗin fitarwa daidai kuma F shine wurin wurin binaryar batu daga LSB na cikakkiyar fitarwa, ƙidaya zuwa hagu. Don misaliample, idan WF ya kasance 16.4, to, ƙimar fitarwa za ta zama yyyyyyyyyyyy.yyyy a cikin radix binary.For ex.ampku, 110010010010.0101.
Wannan zaɓi yana bawa mai amfani damar ƙayyade matsayin bit na ma'anar binary daga LSB na ainihin fitarwa. Idan lambar ta kasance sifili, batu yana daidai bayan LSB, idan tabbatacce, yana zuwa hagu na LSB kuma idan mara kyau, yana zuwa dama na LSB. Wannan lambar, tare da faɗin sigina na fitarwa, yana ƙayyade yadda ainihin ainihin abin da ake fitar da shi daga ainihin ainihin fitowar. Ana amfani da madaidaicin ma'auni na sarrafawa da Cirewa da Zagayawa bi da bi lokacin da aka watsar da MSBs da LSBs daga ainihin ainihin fitarwa.
Wannan zaɓi yana bawa mai amfani damar tantance irin nau'in sarrafa kwararar da za a yi amfani da shi. Ana samun wannan siga a duk lokacin da ake buƙatar sauke wasu daga cikin MSBs daga fitowar gaskiya. Idan zaɓin jikewa ne, ana yanke ƙimar fitarwa zuwa matsakaicin, idan tabbatacce ko ƙarami, idan mara kyau, yayin watsar da MSBs. Idan zaɓin yana Kunnawa, ana watsar da MSBs ba tare da yin gyara ba.
Wannan zaɓi yana bawa mai amfani damar tantance hanyar zagaye lokacin da ake buƙatar sauke ɗaya ko fiye LSBs daga fitowar gaskiya.

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
5.3. Tab ɗin aiwatarwa
Hoto 5.3 yana nuna abubuwan da ke cikin shafin aiwatarwa.

Hoto 5.3. Shafin Aiwatarwa na FIR Filter IP Core Interface

Table 5.4. Abun Interface Tab na aiwatarwa
Nau'in Ƙwaƙwalwar Bayanai
Nau'in Ƙwaƙwalwar Ƙwaƙwalwa
Nau'in Buffer Nau'in Buffer Nau'in Sake saitin Aiki tare (sr) Mai kunna agogo (ce)
Zaɓuɓɓukan Haɓaka Haɓaka

Bayani
Wannan zaɓin yana bawa mai amfani damar tantance zaɓi nau'in ƙwaƙwalwar ajiya da ake amfani da shi don adana bayanai. Idan zaɓin EBR ne, ana amfani da ƙwaƙwalwar RAM ɗin Lattice Embedded Block don adana bayanan. Idan an Rarraba zaɓin, ana amfani da memorin da aka rarraba bisa tebur duba don adana bayanai. Idan an zaɓi “Auto”, ana amfani da memorin EBR don girman ƙwaƙwalwar ajiya fiye da wurare 128 kuma ana amfani da ƙwaƙwalwar da aka rarraba don duk sauran abubuwan tunawa. Idan nau'in ya sa hannu, ana fassara bayanan azaman lambar madaidaicin lamba biyu.
Wannan zaɓi yana bawa mai amfani damar ƙididdige nau'in ƙwaƙwalwar ajiya da ake amfani da shi don adana ƙididdiga. Idan zaɓin EBR ne, ana amfani da ƙwaƙwalwar EBR don adana ƙididdiga. Idan an Rarraba zaɓin, ana amfani da ƙwaƙwalwar da aka rarraba don adana ƙididdiga. Idan an zaɓi Auto, ana amfani da memorin EBR don girman ƙwaƙwalwar ajiya mai zurfi fiye da wurare 128 kuma ana amfani da ƙwaƙwalwar da aka rarraba don duk sauran abubuwan tunawa.
Wannan zaɓi yana bawa mai amfani damar ƙididdige nau'in ƙwaƙwalwar ajiya don buffer shigarwa. Wannan zaɓin yana ba mai amfani damar ƙididdige nau'in ƙwaƙwalwar ajiya don buffer fitarwa.
Wannan zaɓi yana bawa mai amfani damar tantance idan ana buƙatar tashar sake saitin aiki tare a cikin IP. Siginar sake saitin aiki tare yana sake saita duk rijistar a cikin ainihin IP tace FIR.
Wannan zaɓi yana bawa mai amfani damar tantance idan ana buƙatar tashar tashar tashar agogo a cikin IP. Ana iya amfani da ikon ikon agogo don ceton wuta lokacin da ba a amfani da ainihin. Amfani da agogo yana ba da damar tashar jiragen ruwa yana ƙara yawan amfani da albarkatu kuma yana iya shafar aikin saboda ƙarin cunkoson ababen hawa.
Wannan zaɓi yana ƙayyade hanyar ingantawa. Idan an zaɓi yanki, an inganta ainihin ainihin don amfanin ƙasa da ƙasa. Idan an zaɓi Speed, an inganta ainihin ainihin don yin aiki mafi girma, amma tare da ɗan ƙaramin amfani da albarkatu.
Lattice LSE ko Synplify Pro

26 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User
6. IP Core Generation da Evaluation
Wannan babin yana ba da bayani kan yadda ake samar da Lattice FIR Filter IP core ta amfani da kayan aikin ispLEVER software na IPexpress wanda aka haɗa a cikin software na Diamond ko ispLEVER, da kuma yadda ake haɗa ainihin a cikin ƙirar matakin sama.
6.1. Bayar da lasisin IP Core
Ana buƙatar takamaiman lasisin tushen IP da na'urar don ba da damar cikakken, amfani mara iyaka na FIR Filter IP core a cikin cikakke, ƙirar matakin sama. Ana ba da umarni kan yadda ake samun lasisi don layin IP na Lattice a: http://www.latticesemi.com/products/intellectualproperty/aboutip/isplevercoreonlinepurchas.cfm Masu amfani za su iya saukewa da samar da ainihin IP Filter Filter kuma cikakken kimanta ainihin ta hanyar aiki. kwaikwayo da aiwatarwa (kira, taswira, wuri da hanya) ba tare da lasisin IP ba. Fitar Filter IP core kuma tana goyan bayan damar kimanta kayan aikin Lattice na IP, wanda ke ba da damar ƙirƙirar nau'ikan tushen IP ɗin da ke aiki a cikin kayan masarufi na ɗan lokaci (kimanin awanni huɗu) ba tare da buƙatar lasisin IP ba. Duba don ƙarin bayani. Koyaya, ana buƙatar lasisi don kunna simulation na lokaci, don buɗe ƙira a cikin kayan aikin Diamond ko ispLEVER EPIC, da kuma samar da raƙuman ruwa waɗanda ba su haɗa da iyakancewar lokacin tantance kayan aikin ba.
6.2. Farawa
Ana samun asalin IP Filter Filter don saukewa daga uwar garken IP na Lattice ta amfani da IPexpress ko kayan aikin Clarity Designer. IP fileAna shigar da s ta atomatik ta amfani da fasahar ispUPDATE a cikin kowane takamaiman jagorar abokin ciniki. Bayan an shigar da ainihin IP ɗin, za a sami tushen IP a cikin Interface IPexpress ko kayan aikin Clarity Designer. Akwatin maganganu na kayan aikin IPexpress don ainihin IP Filter Filter yana nunawa a cikin Hoto 6.1. Don ƙirƙirar ƙayyadaddun ƙayyadaddun ƙayyadaddun tushen IP, mai amfani yana ƙayyade: · Hanyar Hanyar zuwa ga directory inda aka samar da IP. files za a samu. · File Suna Sunayen sunan mai amfani da aka ba ainihin IP ɗin da aka ƙirƙira da manyan fayiloli masu dacewa da files. · (Diamond) Module Output Verilog ko VHDL. Iyalin Na'urar Iyali na Na'urar da za a yi niyya ga IP (kamar LatticeXP2, LatticeECP3, da sauransu). Kawai
An jera iyalai waɗanda ke goyan bayan ainihin tushen IP. Sunan Sashe Takamaiman yanki da aka yi niyya a cikin dangin na'urar da aka zaɓa.

Hoto 6.1. Akwatin Magana na IPexpress

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
Lura cewa idan ana kiran kayan aikin IPexpress daga cikin aikin da ake da shi, Hanyar Project, Fitar Module, Iyalin Na'ura da Sunan Sashe na asali zuwa ƙayyadaddun sigogin aikin. Koma zuwa kayan aikin IPexpress taimakon kan layi don ƙarin bayani. Don ƙirƙirar saitin al'ada, mai amfani yana danna maɓallin keɓancewa a cikin akwatin maganganu na kayan aiki na IPexpress don nunawa FIR Filter IP core Configuration interface, kamar yadda aka nuna a Hoto 6.2. Daga wannan akwatin maganganu, mai amfani zai iya zaɓar zaɓuɓɓukan sigar IP na musamman ga aikace-aikacen su. Koma zuwa Saitunan Siga don ƙarin bayani akan FIR Filer IP core siga saituna.

Hoto 6.2. Akwatin Magana na Kanfigareshan
Akwatin maganganun kayan aikin Clarity Designer don ainihin IP Filter Filter ana nuna shi a cikin Hoto 6.3. Ƙirƙirar sabon ƙirar Clarity Zaɓi don ƙirƙirar sabon kundin tsarin aikin Clarity Design wanda ainihin FIR IP zai kasance
halitta. · Zane Wurin Tsara Tsare Tsare Tsare Tsare Tsare Tsare Tsare Tsare Tsare Tsare. Sunan Zane Clarity Design sunan aikin. HDL Fitar Hardware Siffar Harshe Siffar Fitar Harshe (Verilog ko VHDL). Buɗe Ƙirar Tsara Buɗe aikin Tsare-tsare da ke akwai. · Zane File Sunan aikin Tsara Tsare-tsare na yanzu file tare da .sbx tsawo.

Hoto 6.3. Akwatin Magana Mai Zane Mai Tsara

28 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User
Shafin Katalogin Tsare-tsare yana nunawa a cikin Hoto 6.4. Don samar da saitin ainihin IP na FIR, danna sunan IP sau biyu a cikin shafin Catalog.

Hoto 6.4. Clarity Designer Catalog Tab
A cikin akwatin maganganu na Fir Filter wanda aka nuna a hoto na 6.5, saka waɗannan abubuwa masu zuwa: · Sunan Misali Sunan ƙirar misali na FIR IP core.

Hoto 6.5. Akwatin Magana Tace
Lura cewa idan an kira kayan aikin Clarity Designer daga cikin aikin da ake da shi, Wurin ƙira, Iyalin Na'ura, da Sunan Sashe na asali zuwa ƙayyadaddun sigogin aikin. Koma zuwa kayan aikin Clarity Designer taimako akan layi don ƙarin bayani. Don ƙirƙirar saitin al'ada, danna maɓallin Keɓancewa a cikin akwatin maganganu na Kayan aikin Clarity Designer don nuna ƙa'idar Kanfigareshan Tsarin FIR IP, kamar yadda aka nuna a Hoto 6.6. Daga wannan akwatin maganganu, mai amfani zai iya zaɓar zaɓuɓɓukan sigar IP na musamman ga aikace-aikacen su. Koma zuwa Saitunan Sigar don ƙarin bayani akan saitunan sigar FIR.

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User

Hoto 6.6. Interface Kanfigareshan IP

30 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User
6.3. IPexpress-An ƙirƙira Files da Babban Matsayin Tsarin Jagora
Lokacin da mai amfani ya danna maɓallin Ƙirƙira, ainihin IP da tallafi fileAna samar da s a cikin ƙayyadadden kundin adireshin Hanyar Aikin. Tsarin shugabanci na abubuwan da aka haifar files yana nunawa a cikin hoto 6.7.

Hoto 6.7. Filter Filter IP Core Tsare Tsare-Tsaren Darakta

Ƙirar ƙira don IP da aka ƙirƙira tare da kayan aikin IPexpress yana amfani da ƙirar da aka haɗa (NGO) don haɓakawa da ƙirar kariya don kwaikwaya. An keɓance tsarin da aka haɗa bayan an haɗa shi kuma an ƙirƙira shi yayin tsara kayan aikin IPexpress.
Table 6.1 yana ba da jerin maɓalli files halitta ta kayan aikin IPexpress. Sunayen mafi yawan waɗanda aka halitta files an keɓance su zuwa sunan ƙirar mai amfani da aka ƙayyade a cikin kayan aikin IPexpress. The files da aka nuna a Table 6.1 duk na files wajibi ne don aiwatarwa da kuma tabbatar da tushen FIR Filter IP core a cikin babban ƙira.

Tebur 6.1. File Jerin File

Bayani

_inst.v

Wannan file yana ba da samfurin misali don IP.

Wannan file yana ba da murfi don ainihin FIR don kwaikwayo.

_ba.v

Wannan file yana ba da samfurin simintin ɗabi'a don ainihin FIR.

_bb.v

Wannan file yana ba da akwatin baƙar fata kira don haɗakar mai amfani.

.go

Na ngo files samar da hadadden IP core.

.lpc .ipx
pmi_*.ngo *.rom

Wannan file ya ƙunshi zaɓuɓɓukan kayan aikin IPexpress da ake amfani da su don sake ƙirƙira ko gyaggyara ainihin a cikin kayan aikin latsa IPex. IPexpress kunshin file (Diamond kawai). Wannan akwati ne wanda ke riƙe da nassoshi ga duk abubuwan da aka samar da tushen IP da ake buƙata don tallafawa kwaikwaya, haɗawa da aiwatarwa. Ana iya haɗa tushen tushen IP a cikin ƙirar mai amfani ta shigo da wannan file zuwa aikin Diamond mai alaƙa.
Daya ko fiye files aiwatar da haɗe-haɗen ƙwaƙwalwar ajiya da aka yi amfani da su a cikin ainihin IP.
Wannan file yana ba da bayanan ƙaddamar da ƙayyadaddun ƙayyadaddun ƙwaƙwalwar ƙira.

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User

Ƙarin mai zuwa fileAna kuma samar da bayanan matsayin tushen tushen tushen IP a cikin kundin tsarin Hanyar: · _generate.tcl Rubutun TCL wanda zai iya sabunta IP daga layin umarni. · _generate.log Synthesis da log log file. · _gen.log IPexpress tarihin tsararrun IP file.
6.4. Ƙaddamar da Core
Fakitin ainihin IP Filter FIR da aka samar ya haɗa da akwatin baki ( _bb.v) da misali ( _inst.v) samfura waɗanda za a iya amfani da su don daidaita ainihin a cikin babban ƙira. Example RTL babban matakin tunani tushen file wanda za'a iya amfani dashi azaman samfuri na gaggawa don ainihin IP an samar dashi a ciki fir_eval srcrtltop. Hakanan kuna iya amfani da wannan babban matakin tunani azaman samfuri na farawa don babban matakin don cikakken ƙira. Ta hanyar sabunta tushen IP tare da kayan aikin Clarity Designer, zaku iya canza kowane zaɓi na musamman ga misalin IP ɗin data kasance. Ta hanyar sake ƙirƙirar ainihin IP tare da kayan aikin Clarity Designer, zaku iya ƙirƙirar (kuma gyara idan an buƙata) sabon misali na IP tare da daidaitawar LPC/IPX file.
6.5. Gudun Kwaikwaiyo Mai Aiki
An bayar da tallafin kwaikwaiyo don Filter IP core don Aldec Active-HDL (Verilog da VHDL) na'urar kwaikwayo, Mentor Graphics ModelSim na'urar kwaikwayo. Tsarin aikin kwaikwayo ya hada da takamaiman tsarin halayyar dabarar firccal ip. Gwajin benci yana haifar da kuzari ga ainihin, kuma yana sa ido kan fitarwa daga ainihin. Fakitin ainihin IP ɗin da aka ƙirƙira ya haɗa da ƙayyadaddun ƙayyadaddun ɗabi'a (tsari). _beh.v) don kwaikwaiyon aiki a cikin tushen tushen directory na Project Path. Rubutun kwaikwaiyo da ke tallafawa ƙirar ƙima na ModelSim an bayar da su a ciki fir_eval simmodelsimscripts. Rubutun kwaikwayo mai goyan bayan kwaikwaiyon kimantawa na Aldec an samar da shi a ciki fir_eval simaldecscripts. Duka Modelsim da Aldec simulation suna da goyan bayan benci na gwaji files bayar a fir_evaltestbench. Ana samar da samfuran da ake buƙata don kwaikwaiyo a cikin babban fayil ɗin samfuri masu dacewa. Don gudanar da simintin ƙima na Aldec: 1. Buɗe Active-HDL. 2. A ƙarƙashin Tools tab, zaɓi Execute Macro. 3. Nemo zuwa babban fayil fir_eval simaldecscripts kuma aiwatar da ɗaya daga cikin rubutun da aka nuna. Don gudanar da simintin kimantawa na Modelsim: 1. Buɗe ModelSim. 2. Karkashin File shafin, zaɓi Canja Directory kuma zaɓi babban fayil
fir_eval simmodelsimscripts. 3. A ƙarƙashin Tools tab, zaɓi Execute Macro kuma aiwatar da rubutun ModelSim do da aka nuna. Lura: Lokacin da simulation ya cika, taga pop-up yana bayyana yana tambaya Shin kun tabbata kuna son gamawa? Zaɓi A'a don nazarin sakamakon. Zaɓi Ee yana rufe ModelSim.
6.6. Haɗawa da Aiwatar da Mahimmanci a Tsarin Babban-Mataki
FIR Filter IP core kanta an haɗa shi kuma an samar dashi a cikin tsarin NGO lokacin da aka samar da ainihin ta hanyar IPexpress. Kuna iya haɗa ainihin a cikin ƙirar matakin matakinku ta hanyar aiwatar da ainihin ainihin matakinku file kamar yadda aka bayyana a Instantiating Core sannan kuma haɗa dukkan ƙira tare da ko dai Synplify ko Precision RTL Synthesis. Rubutun mai zuwa yana bayyana kwararar aiwatar da kimantawa don dandamalin Windows. An bayyana kwarara don dandamali na Linux da UNIX a cikin Readme file hada da IP core. Babban matakin file An bayar da _top.v a ciki fir_eval srcrtltop. Ana tallafawa aiwatar da maɓallin turawa na ƙirar tunani ta hanyar aikin file .ldf yana cikin fir_eval implsynplify. Don amfani da wannan aikin file a cikin Diamond:

32 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User

1. Zaba File > Buɗe > Project. 2. Yi lilo zuwa fir_eval implsynplify a cikin akwatin maganganu na Buɗe Project. 3. Zaɓi kuma buɗe _.ldf. A wannan lokacin, duk da haka files da ake buƙata don tallafawa haɗin kai na matakin sama da
aiwatarwa za a shigo da shi zuwa aikin. 4. Zaɓi shafin tsari a cikin taga dubawar hagu na hagu. 5. Aiwatar da cikakken ƙira ta hanyar daidaitaccen kwararar ƙirar Diamond.
6.7. Ƙimar Hardware
Fitar Filter IP core tana goyan bayan damar kimanta kayan aikin Lattice na IP, wanda ke ba da damar ƙirƙirar nau'ikan tushen IP waɗanda ke aiki a cikin kayan masarufi na ɗan lokaci (kimanin awanni huɗu) ba tare da buƙatar siyan lasisin IP ba. Hakanan ana iya amfani da shi don kimanta ainihin a cikin kayan aiki a cikin ƙayyadaddun ƙira mai amfani. Za a iya kunna iyawar kimar kayan aiki/kashe a cikin menu na Kayayyakin Gina Database saitin a Diamond Project Navigator.
6.7.1. Ƙaddamar da Ƙimar Hardware a cikin Diamond
Don ba da damar kimanta kayan aikin a Diamond, zaɓi Project> Dabarar Aiki> Fassara Saitunan ƙira. Za a iya kunna/kashe damar kimanta kayan masarufi a cikin akwatin maganganu Dabarun. Ana kunna shi ta tsohuwa.

6.8. Ana ɗaukaka/ Sake haɓaka IP Core
Ta hanyar sabunta tushen IP tare da kayan aikin IPexpress, zaku iya canza kowane saitunan sa ciki har da: nau'in na'ura, hanyar shigar da ƙira, da kowane zaɓi na musamman ga ainihin IP. Ana iya yin sabuntawa don gyara ainihin tushen IP ko don ƙirƙirar sabo amma makamancin haka.

6.8.1. Sake Kirkirar IP Core a Diamond
Don sabunta tushen IP a Diamond:
1. A cikin IPexpress, danna maɓallin Regenerate. 2. A cikin Sabuntawa view na IPexpress, zaɓi tushen IPX file na module ko IP da kake son sake haɓakawa. 3. IPexpress yana nuna saitunan na yanzu don module ko IP a cikin akwatin Tushen. Yi sabon saitunan ku a cikin Target
akwati. 4. Idan kana so ka samar da wani sabon sa na files a cikin sabon wuri, saita sabon wurin a cikin IPX Target File akwati. Tushen
na file sunan zai zama tushen dukan sababbin file sunaye. Farashin IPX File dole ne ya ƙare da tsawo na .ipx. 5. Danna Regenerate. Akwatin maganganu na ƙirar yana buɗe yana nuna saitunan zaɓi na yanzu. 6. A cikin akwatin maganganu na module, zaɓi zaɓuɓɓukan da ake so.
Don ƙarin bayani game da zaɓuɓɓuka, danna Taimako. Hakanan, duba Game da shafin a cikin IPexpress don hanyoyin haɗin kai zuwa bayanan fasaha da jagororin mai amfani. IP na iya zuwa tare da ƙarin bayani.
Yayin da zaɓuɓɓukan ke canzawa, ƙirar ƙirar ƙirar tana canzawa don nuna I/O da albarkatun na'urar da ƙirar ke buƙata.
7. Don shigo da tsarin cikin aikin ku, idan ba a riga ya kasance ba, zaɓi Import IPX zuwa Diamond Project (ba a samuwa a cikin yanayin tsaye).
8. Danna Generate. 9. Duba Generate Log tab don bincika gargadi da saƙonnin kuskure. 10. Danna Close. Kunshin IPexpress file (.ipx) mai goyan bayan Diamond yana riƙe da nassoshi ga duk abubuwan da aka samar na tushen IP da ake buƙata don tallafawa kwaikwaya, haɗawa da aiwatarwa. Ana iya haɗa tushen tushen IP a cikin ƙirar mai amfani ta shigo da .ipx file zuwa aikin Diamond mai alaƙa. Don canza saitunan zaɓi na module ko IP wanda ya riga ya kasance cikin aikin ƙira, danna sau biyu .ipx module's file a cikin File Jerin view. Wannan yana buɗe IPexpress da akwatin maganganu na module yana nuna saitunan zaɓi na yanzu. Daga nan zuwa mataki na 6 a sama.

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
6.9. Sake Kirkirar Mahimmin IP a Kayan Aikin Tsara Tsara
Don sabunta tushen IP a cikin Tsararren Tsare-tsare: 1. A cikin Clarity Designer Builder tab, danna dama akan misalin IP ɗin da ke akwai kuma zaɓi Config. 2. A cikin akwatin maganganu na module, zaɓi zaɓuɓɓukan da ake so.
Don ƙarin bayani game da zaɓuɓɓuka, danna Taimako. Hakanan kuna iya danna Game da shafin a cikin taga Clarity Designer don hanyoyin haɗi zuwa bayanan fasaha da jagororin mai amfani. IP ɗin na iya zuwa tare da ƙarin bayani. Yayin da zaɓuɓɓukan ke canzawa, ƙirar ƙirar ƙirar tana canzawa don nuna I/O da albarkatun na'urar da ƙirar ke buƙata. 3. Danna Sanya.
6.10.Sake Ƙirƙirar Ƙaƙwalwar IP a Kayan Aikin Tsara Tsara
Don sake ƙirƙirar ainihin IP a cikin Tsara Tsare: 1. A Clarity Designer danna shafin Catalog. 2. Danna Import IP tab (a kasa na view). 3. Danna Browse. 4. A cikin Buɗe IPX File akwatin maganganu, bincika zuwa .ipx ko .lpc file na module. Yi amfani da .ipx idan akwai. 5. Danna Buɗe. 6. Rubuta suna don Misalin Target. Lura cewa wannan misali sunan bai kamata ya zama daidai da kowane ɗayan 7. IP na yanzu ba a cikin aikin Clarity Designer na yanzu. 8. Danna Import. Akwatin maganganu yana buɗewa. 9. A cikin akwatin maganganu, zaɓi zaɓuɓɓukan da ake so.
Don ƙarin bayani game da zaɓuɓɓuka, danna Taimako. Hakanan kuna iya duba Game da shafin a cikin taga Clarity Designer don hanyoyin haɗi zuwa bayanan fasaha da jagororin mai amfani. IP ɗin na iya zuwa tare da ƙarin bayani. Yayin da zaɓuɓɓukan ke canzawa, ƙirar ƙirar ƙirar tana canzawa don nuna tashar jiragen ruwa da albarkatun na'urar da ƙirar ke buƙata. 10. Danna Configure.

34 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Magana
Takardar bayanan Iyali na LatticeXP2TM (DS1009) · LatticeECP3TM Takardun Bayanan Iyali (DS1021) · ECP5TM da ECP5-5GTM Takardun Bayanan Iyali (FPGA-DS-12012)

Filter Filter IP Core Guide User

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User
Taimakon Taimakon Fasaha
Ƙaddamar da shari'ar tallafin fasaha ta hanyar www.latticesemi.com/techsupport.

36 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Filter Filter IP Core Guide User

Karin Bayani A. Amfani da Albarkatu
Wannan shafi yana ba da bayanan amfani da albarkatu don Lattice FPGAs ta amfani da ainihin FIR IP. An samar da saitunan IP da aka nuna a wannan babi ta amfani da kayan aikin software na IPexpress da kayan aikin Clarity Designer. IPexpress da Clarity Designer sune kayan aikin daidaitawar Lattice IP, kuma an haɗa su azaman daidaitaccen fasalin kayan aikin ƙirar Diamond. Ana iya samun cikakkun bayanai game da amfani da IPexpress da Clarity Designer a cikin IPexpress, Clarity Designer da tsarin taimakon Diamond. Don ƙarin bayani kan kayan aikin ƙirar Diamond, ziyarci Lattice web Yanar Gizo a: www.latticesemi.com/software.

Na'urorin LatticeECP3

Table A.1. Ayyuka da Amfani da Albarkatu (LatticeECP3)*

IPexpress User-Configurable Mode 4 tashoshi, 64 taps, multiplier multiplexing 64

Yanka 134

LUTs 254

Masu rijista 222

DSP Yanke 4

SysMEM EBRs
2

fMAX (MHz) 227

1 tashar, 32 taps, multixing multixing 1

155

148

207

1 tashar, 32 taps, multixing multixing 4

260

238

482

153

* Lura: Ayyukan aiki da halayen amfani an ƙirƙira su da nufin na'urar LFE3-150EA-6FN672C ta amfani da Lattice Diamond 3.10.2 da Synplify Pro D-2013.09L software beta. Aiki na iya bambanta lokacin amfani da wannan ainihin IP a cikin nau'i daban-daban, gudu ko daraja a cikin dangin LatticeECP3 ko a cikin wata sigar software daban.

Lambar Sashe na Yin oda

Lambar Sashe na Yin oda (OPN) don FIR Filter IP Core wanda ke niyya na'urorin LatticeECP3 shine FIR-COMP-E3-U4.

LatticeXP2 Na'urorin

Table A.2. Ayyuka da Amfani da Albarkatu (LatticeXP2)*

IPexpress User-Configurable Mode 4 tashoshi, 64 taps, multiplier multiplexing 64

Yanka 105

LUTs 204

Masu rijista 165

18×18 Multipliers
1

SysMEM EBRs
1

fMAX (MHz) 197

1 tashar, 32 taps, multixing multixing 1

211

418

372

189

1 tashar, 32 taps, multixing multixing 4

159

272

304

207

* Lura: Ana haifar da ayyuka da halayen amfani da ke niyya da na'urar LFXP2-40E-7F672C ta amfani da Lattice Diamond 3.10.2 da Synplify Pro D-2013.09L software beta. Aiki na iya bambanta lokacin amfani da wannan ainihin IP a cikin nau'i daban-daban, gudu ko daraja a cikin dangin LatticeXP2 ko a cikin wani nau'in software na daban.

Lambar Sashe na Yin oda

Lambar Sashe na Yin oda (OPN) don FIR Filter IP Core wanda ke niyya na'urorin LatticeXP2 shine FIR-COMP-X2-U4.

Na'urorin ECP5

Table A.3. Ayyuka da Amfani da Albarkatu (LFE5U)*

Tashoshi 4 na Tsabtataccen Mai Amfani-Mai daidaitawa, Taps 64, Multi-xing Multixing 64

Yanka 129

LUTs 248

Masu yin rijista

Farashin DSP

SysMEM EBRs

222

fMAX (MHz)
211

1 tashar, 32 taps, multixing multixing 1

151

148

264

1 tashar, 32 taps, multixing multixing 4

260

239

482

177

* Lura: Ayyukan aiki da halayen amfani ana haifar da niyya LFE5UM-85F-8MG756I ta amfani da Lattice Diamond 3.10.2 da Synplify Pro F-2013.09L software beta. Lokacin amfani da wannan ainihin IP a cikin wani nau'i daban-daban, gudu, ko daraja a cikin dangin na'urar ECP5 ko a cikin nau'in software na daban, aikin na iya bambanta.

Lambar Sashe na Yin oda

Lambar Sashe na Yin oda (OPN) na FIR Filter IP Core wanda ke niyya da na'urorin ECP5 shine FIR-COMP-E5-U.

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

Filter Filter IP Core Guide User

Tarihin Bita
Bita 1.6, Yuni 2021 Bayanin Aiki na Sashe

Canza Taƙaitaccen Abubuwan da aka ɗaukaka a cikin sashin Ƙididdigar Sake saukewa.

Bita 1.5, Yuni 2018 Sashe Duk Gabatarwa Mai Saurin Fahimtar Fasalolin Ayyuka
Saitunan Siga
IP Core Generation da Evaluation
Karin Bayani A. Taimakon Taimakon Fasaha na Amfani da Albarkatu

Canja Takaitawa
Canja lambar daftarin aiki daga IPUG79 zuwa FPGA-IPUG-02043.
· Sabunta abun ciki.
Ɗaukaka Gabaɗaya zuwa Tables masu Saurin Facts.
· Cire layin, “A cikin ECP5, goyan bayan babban sauri. Don ƙananan gudu, tallafi don tace rabin band."
· Sabunta Hoto 4.1. Babban-Level Interface don FIR Filter IP Core. · Sabunta lissafin a cikin Filter Architecture. · Sabunta Hoto 4.7 taken. · Sashin Ƙimar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙirar Ƙira. Table 4.2 da aka sabunta a sashin Bayanin siginar. · Sabunta hulɗa tare da sashin Filter IP Core na FIR. · Ƙara Lattice ECP3 da ECP5 a cikin Ƙayyadaddun Ƙayyadaddun lokaci.
· An sabunta Teburin 5.1. Ƙididdigar sigina don Filter IP Core na FIR. · Sabunta Hoto 5.1. Taswirar Gine-gine na FIR Filter IP Core Interface. · An sabunta Teburin 5.2. Tabbar gine-gine. · An sabunta Teburin 5.4. Tab ɗin aiwatarwa. Ƙara bayanin Zaɓuɓɓukan Ƙirƙiri.
· Sabunta Hoto 6.1. Akwatin Magana na IPexpress. · Sabunta Hoto 6.2. Akwatin Magana Kanfigareshan. · Sabunta Hoto 6.3. Akwatin Magana Mai Zane Mai Tsara. · Sabunta Hoto 6.4. Clarity Designer Catalog Tab. · Sabunta Hoto 6.5. Akwatin Magana Tace. · Sabunta Hoto 6.6. Interface Kanfigareshan IP. · Sabunta Hoto 6.7. Filter Filter IP Core Tsare Tsare-Tsaren Darakta.
· Sabunta Teburin A.1. Ayyuka da Amfani da Albarkatu (LatticeECP3)*. · Sabunta Teburin A.2. Ayyuka da Amfani da Albarkatu (LatticeXP2)*. · Sabunta Teburin A.3. Ayyuka da Amfani da Albarkatu (LFE5U)*.
· Sabunta gabaɗaya.

Bita 1.4, Mayu 2018 Sashe Duk

Canja Takaitawa
· Ƙara tallafi don ECP5 FPGA iyali. · Sabunta takaddun tare da sabon tambarin kamfani. · Sabunta Bayanin Tallafin Fasaha.

Bita 1.3, Mayu 2011 Sashe Duk

Canza Taƙaitaccen · Ƙara tallafi don masu ninkawa a cikin layuka na DSP da yawa. Canja lokacin mu'amala don wasu saiti a cikin na'urorin LatticeECP3.

38 An sauke daga Arrow.com.

FPGA-IPUG-02043-1.6

Bita 1.2, Yuni 2010 Sashe Duk
Saurin Facts IP Core Generation da Evaluation

Canja Takaitawa · Ƙara tallafi don software na Diamond gaba ɗaya. · Rarraba daftarin aiki zuwa babi. Ƙara teburin abubuwan ciki. Ɗaukaka Tebur Facts masu sauri. · Ƙara sabon abun ciki.

Bita 1.1, Afrilu 2009 Sashe Duk

Canza Takaitawa · Ƙara tallafi don dangin LatticeECP3 FPGA. Abubuwan da aka sabunta don ispLEVER 7.2 SP1.

Bita 1.0, Satumba 2008 Sashe Duk

Canja Takaitaccen Fitarwa na farko.

Filter Filter IP Core Guide User

FPGA-IPUG-02043-1.6

An sauke daga Arrow.com.

www.latticesemi.com

Takardu / Albarkatu

LATTICE FPGA-IPUG-02043-1.6 FIR Filter IP Core [pdf] Jagorar mai amfani
FPGA-IPUG-02043-1.6 FIR Filter IP Core, FPGA-IPUG-02043-1.6, FIR Filter IP Core, Filter IP Core, IP Core, Core

Magana

Manual mai amfani

LATTICE FPGA-IPUG-02043-1.6 Filter Filter IP Core User Guide

FPGA-IPUG-02043-1.6 Filter IP Core

Bayanin samfur:

Ƙayyadaddun bayanai:

Umarnin Amfani da samfur:

1. Gabatarwa:

2. Gaggauta Gaskiya:

Na'urorin LatticeXP2:

Na'urorin LatticeECP3:

Na'urorin LatticeECP5:

FAQ:

Tambaya: Menene manufar FIR Filter IP Core?

Tambaya: Wadanne iyalai na FPGA ne ke tallafawa ta IP Filter na FIR
Core?

Tambaya: Waɗanne kayan aikin ƙira ne suka dace da FIR Filter IP
Core?

Tambaya: Menene buƙatun amfani da albarkatu don FIR
Tace Ipi Core akan na'urorin LatticeECP5?

Takardu / Albarkatu

Magana

Bar sharhi

Soke amsa

FPGA-IPUG-02043-1.6 Filter IP Core

Bayanin samfur:

Ƙayyadaddun bayanai:

Umarnin Amfani da samfur:

1. Gabatarwa:

2. Gaggauta Gaskiya:

Na'urorin LatticeXP2:

Na'urorin LatticeECP3:

Na'urorin LatticeECP5:

FAQ:

Tambaya: Menene manufar FIR Filter IP Core?

Tambaya: Wadanne iyalai na FPGA ne ke tallafawa ta IP Filter na FIR Core?

Tambaya: Waɗanne kayan aikin ƙira ne suka dace da FIR Filter IP Core?

Tambaya: Menene buƙatun amfani da albarkatu don FIR Tace Ipi Core akan na'urorin LatticeECP5?

Takardu / Albarkatu

Magana

Bar sharhi

Soke amsa

Tambaya: Wadanne iyalai na FPGA ne ke tallafawa ta IP Filter na FIR
Core?

Tambaya: Waɗanne kayan aikin ƙira ne suka dace da FIR Filter IP
Core?

Tambaya: Menene buƙatun amfani da albarkatu don FIR
Tace Ipi Core akan na'urorin LatticeECP5?