Cov ntsiab lus zais

2.2 Cov lus qhia siv khoom:

2.2.1 1. Taw qhia:

2.2.2 2. Ceev Facts:

2.2.2.1 LatticeXP2 Devices:

2.2.2.2 LatticeECP3 Devices:

2.2.2.3 LatticeECP5 Devices:

2.3 FAQ:

2.3.1 Q: Lub hom phiaj ntawm FIR Lim IP Core yog dab tsi?

2.3.2 Q: Cov tsev neeg FPGA twg tau txais kev txhawb nqa los ntawm FIR Filter IP Core?

2.3.3 Q: Dab tsi tsim cov cuab yeej siv tau nrog FIR Lim IP Core?

2.3.4 Q: Dab tsi yog qhov yuav tsum tau siv cov peev txheej rau FIR Lim IP Core ntawm LatticeECP5 li?

2.3.5 Cov ntaub ntawv / Cov ntaub ntawv

2.3.5.1 Cov ntaub ntawv

FPGA-IPUG-02043-1.6 FIR Lim IP Core

Product Information:

Specifications:

FIR Filter IP Core yog tsim los siv nrog LatticeXP2,
LatticeECP3, thiab LatticeECP5 FPGA li. Nws muaj configurations
rau cov channel sib txawv thiab cov kais dej, nrog rau cov sib txawv sib txawv
raws li hom ntaus ntawv.

Cov lus qhia siv khoom:

1. Taw qhia:

FIR Filter IP Core yog cov cuab yeej muaj zog rau kev lim cov cim
hauv FPGA daim ntawv thov. Nws muab Finite Impulse Response filtering
muaj peev xwm los txhim kho cov teeb liab ua haujlwm.

2. Ceev Facts:

LatticeXP2 Devices:

1 Channel 64 kais, 16 Multipliers
1 Channel 24 kais, 6 Multipliers
1 Channel 48 kais, 12 Multipliers
Yam tsawg kawg nkaus xav tau: LFXP2-5E
Kev siv peev txheej: LUTs – 211, sysMEM – 4, EBRs – 250,
Cov ntawv sau npe - 1

Tsim Cov cuab yeej txhawb nqa: Lattice Pob Zeb Diamond 3.10, Synplify Pro
F-2012.09L-SP1, Modelsim SE 10.2c, Active-HDL 8.2 Lattice
Tsab ntawv

LatticeECP3 Devices:

4 Channels 64 kais, 1 Multiplier
1 Channel 32 kais, 32 Multipliers
1 Channel 32 kais, 8 Multipliers
Yam tsawg kawg nkaus xav tau: LFE3-35EA
Kev siv peev txheej: LUTs – 866, sysMEM – 32, EBRs – 2041,
Cov ntawv sau npe - 64

Tsim Cov cuab yeej txhawb nqa: Lattice Pob Zeb Diamond 3.10, Synplify Pro
F-2012.09L-SP1, Modelsim SE 10.2c, Active-HDL 8.2 Lattice
Tsab ntawv

LatticeECP5 Devices:

4 Channels 64 kais, 1 Multiplier
1 Channel 32 kais, 32 Multipliers
1 Channel 32 kais, 8 Multipliers
Yam tsawg kawg nkaus xav tau: LFE5UM-85FEA
Kev siv peev txheej: LUTs – 248, sysMEM – 202, EBRs – 201,
Cov ntawv sau npe - 2

Tsim Cov cuab yeej txhawb nqa: Lattice Pob Zeb Diamond 3.10

FAQ:

Q: Lub hom phiaj ntawm FIR Lim IP Core yog dab tsi?

A: FIR Lim IP Core yog tsim los muab Finite Impulse
Teb cov peev xwm lim dej rau cov teeb liab ua haujlwm hauv FPGA
daim ntawv thov.

Q: Cov tsev neeg FPGA twg tau txais kev txhawb nqa los ntawm FIR Filter IP
Core?

A: FIR Lim IP Core txhawb nqa LatticeXP2, LatticeECP3, thiab
LatticeECP5 FPGA cov tsev neeg.

Q: Dab tsi tsim cov cuab yeej siv tau nrog FIR Lim IP
Core?

A: FIR Filter IP Core tuaj yeem siv nrog cov cuab yeej tsim xws li
Lattice Pob Zeb Diamond, Synplify Pro, Modelsim SE, thiab Active-HDL Lattice
Tsab ntawv.

Q: Dab tsi yog qhov kev siv peev txheej rau FIR
Lim IP Core ntawm LatticeECP5 li?

A: Ntawm LatticeECP5 cov khoom siv, kev siv peev txheej suav nrog
LUTs – 248, sysMEM – 202, EBRs – 201, and Registers – 2.

View Fullscreen

FIR Lim IP Core
Cov neeg siv phau ntawv qhia
FPGA-IPUG-02043-1.6
Lub Rau Hli 2021
Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia

Cov ntsiab lus
Acronyms nyob rau hauv Cov Ntaub Ntawv no …………………………………………………………………………………………………………………………………… …….5 1. Kev Taw Qhia ……………………………………………………………………………………………………………………… ……………………………………… 6 2. Cov Lus Qhia Ceev …………………………………………………………………………………………… …………………………………………………………………..7 3. Feature ………………………………………………………………… …………………………………………………………………………………………… 9 4. Functional Description…………………………………………………… ………………………………………………………………………………………………………… 10
4.1. Interface Diagram……………………………………………………………………………………………………………………………………. 10 4.2. FIR Filter Architecture ……………………………………………………………………………………………………………………… 10
4.2.1. Direct-form Implementation…………………………………………………………………………………………….10 4.2.2. Symmetric Implementation …………………………………………………………………………………………………………..11 4.2.3. Polyphase Interpolation FIR Filter…………………………………………………………………………………………………………..11 4.2.4. Polyphase Decimation FIR Filter ………………………………………………………………………………………………………….12 4.2.5. Multi-channel FIR Lim ……………………………………………………………………………………………………………………….12 4.3 . Cov ntsiab lus ntawm kev siv …………………………………………………………………………………………………………….12 4.4. Configuring FIR Filter Core ………………………………………………………………………………………………………………………..13 4.4.1. 13. Architecture Options ………………………………………………………………………………………………………… XNUMX
4.4.1.1. Coefficients Specification …………………………………………………………………………………………… 13 4.4.1.2. Multiplier Multiplexing Factor …………………………………………………………………………………………….14 4.4.2. 15 4.4.2.1. 15. Rounding…………………………………………………………………………………………………………………………………….4.4.3 15. Cov Kev Xaiv Ua Haujlwm ………………………………………………………………………………………………………….4.4.3.1 15. Memory Type ……………………………………………………………………………………………………………………… 4.5 16. Cov lus piav qhia …………………………………………………………………………………………………………………………………… 4.6 17. Interfacing nrog FIR Filter IP Core ………………………………………………………………………………………………………… 4.6.1 17. Data interface……………………………………………………………………………………………………………………… .4.6.2 17 ib. Ntau Channel ………………………………………………………………………………………………………………………..4.6.3 17. Variable Interpolation/Decimation Factor……………………………………………………………………………….4.6.4 17. Reloadable Coefficients ………………………………………………………………………………………………………………………..4.7 18. Lub Sijhawm Specifications……………………………………………………………………………………………………………………………………..4.7.1 18 ib. Sijhawm Specifications Muaj feem xyuam rau txhua yam khoom siv ……………………………………………………………………………………………..4.7.2 2. Timing Specifications Muaj feem xyuam rau LatticeXP3, LatticeECP5 thiab LatticeECP19 Kev Ua Haujlwm …………….4.7.3 3. Sijhawm Specifications Muaj feem xyuam rau LatticeECP5 thiab LatticeECP20 Kev Ua Haujlwm ………………………………..5 21. Parameter Settings ………………………………………………………………… …………………………………………………………………..5.1 22. Architecture Tab……………………………………………………………………………………………………………………… 5.2 24 ib. I/O Specification Tab ……………………………………………………………………………………………………………………… 5.3 26. Implementation Tab……………………………………………………………………………………………………………………… 6 27 . IP Core Generation and Evaluation………………………………………………………………………………………………………… 6.1 27. Daim ntawv tso cai tus IP Core ……………………………………………………………………………………………………………………………………. 6.2 27 ib. Pib Pib …………………………………………………………………………………………………………………………………… 6.3 XNUMX. IPexpress-Tsim Files thiab Top Level Directory Structure ………………………………………………………………… 31 6.4. Instantiating Core……………………………………………………………………………………………………………………….32 6.5. Running Functional Simulation …………………………………………………………………………………………….32 6.6. Synthesizing and Implementing the Core in a Top-Level Design ………………………………………………………………….32 6.7. Kev Ntsuam Xyuas Hardware ……………………………………………………………………………………………………………………………………..33 6.7.1 ib. Enabling Hardware Evaluation in Diamond……………………………………………………………………………… 33 6.8. Kev hloov kho/Regenerating tus IP Core………………………………………………………………………………………………………….33 6.8.1. Regenerating tus IP Core nyob rau hauv pob zeb diamond …………………………………………………………………………………………… 33 6.9. Regenerating tus IP Core hauv Clarity Designer Tool…………………………………………………………………………………………….34 6.10. Recreating tus IP Core hauv Clarity Designer Tool ……………………………………………………………………………………………..34 References………………………… ………………………………………………………………………………………………………………………………………………… ..35 Technical Support Assistance ……………………………………………………………………………………………………………………… ………36 Cov Ntawv Ntxiv A. Kev Siv Khoom Siv ……………………………………………………………………………………………………………………… …………37 LatticeECP3 Devices ……………………………………………………………………………………………………………………… ……………………..37

© 2008-2021 Lattice Semiconductor Corp. Txhua Lattice cov cim lag luam, cov cim lag luam sau npe, patents, thiab tsis lees paub muaj raws li teev nyob rau ntawm www.latticesemi.com/legal. Tag nrho lwm cov npe lossis cov khoom lag luam yog cov cim lag luam lossis cov cim npe ntawm lawv cov neeg tuav khoom. Cov kev qhia tshwj xeeb thiab cov ntaub ntawv ntawm no yuav raug hloov pauv yam tsis tau ceeb toom.

2 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia
LatticeXP2 Devices…………………………………………………………………………………………………………………………………… 37 ECP5 Devices………………………………………………………………………………………………………… …………………………….37 Revision History………………………………………………………………………………………………………… …………………………………………………… 38

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
Cov duab
Daim duab 4.1. Sab saum toj-Level Interface rau FIR Lim IP Core …………………………………………………………………………………………….10 Daim duab 4.2. Direct-form FIR Filter ……………………………………………………………………………………………………………………… .11 Daim duab 4.3. Symmetric Coefficients FIR Filter Implementation ……………………………………………………………………………….11 Daim duab 4.4. Polyphase Interpolator ………………………………………………………………………………………………………… 11 Daim duab 4.5 . Polyphase Decimator ………………………………………………………………………………………………………….12 Daim duab 4.6. Functional Block Diagram ………………………………………………………………………………………………………… 12 Daim duab 4.7. Coj mus rhaub thiab Coefficient Memory Management rau Sample FIR Filter ………………………………………………………………….13 Daim duab 4.8. Ib Leeg Channel, Ib Tus Nqi FIR Lim nrog cov khoom siv txuas ntxiv …………………………………………………………………….18 Daim duab 4.9. Tib Channel, Ib Tus Nqi FIR Lim nrog qhov khoob hauv cov tswv yim ……………………………………………………………………………… 18 Daim duab 4.10. Factorset Signals …………………………………………………………………………………………………………………………………… 18 Daim duab 4.11. Coefficient Reloading………………………………………………………………………………………………………… 18 Daim duab 4.12. Multi-Channel Ib Tus Nqi FIR Lim (3 Channels) ……………………………………………………………………………… 19 Daim duab 4.13. Multi-Channel (3 Channels) Interpolator (Factor of 3) ………………………………………………………………………..19 Daim duab 4.14. Multi-Channel (3 Channels) Decimator (Factor of 3) ………………………………………………………………………………..19 Daim duab 4.15. Multi-Channel Ib Tus Nqi FIR Lim (3 Channels) ……………………………………………………………………………… 20 Daim duab 4.16. Multi-Channel (3 Channels) Interpolator (Factor of 3) ………………………………………………………………………..20 Daim duab 4.17. Multi-Channel (3 Channels) Decimator (Factor of 3) ………………………………………………………………………………..20 Daim duab 5.1. Architecture Tab ntawm FIR Lim IP Core Interface ……………………………………………………………………………… 22 Daim duab 5.2. I/O Specification Tab ntawm FIR Lim IP Core Interface ………………………………………………………………………………..24 Daim duab 5.3. Kev Siv Tab ntawm FIR Lim IP Core Interface ……………………………………………………………………………… 26 Daim duab 6.1. IPexpress Dialog Box ……………………………………………………………………………………………………………………………………. 27 Daim duab 6.2. Configuration Dialog Box……………………………………………………………………………………………………………………….28 Daim duab 6.3 . Clarity Designer Tool Dialog Box ………………………………………………………………………………………………………… 28 Daim duab 6.4. Clarity Designer Catalog Tab ……………………………………………………………………………………………………………………… 29 Daim duab 6.5 . Fir Filter Dialog Box …………………………………………………………………………………………………………………………………… .29 Daim duab 6.6. IP Configuration Interface………………………………………………………………………………………………………… 30 Daim duab 6.7. FIR Filter IP Core Generated Directory Structure………………………………………………………………………………….31
Rooj
Table 2.1. FIR Lim IP Core rau LatticeXP2 Devices Ceev Facts ……………………………………………………………………………….7 Table 2.2. FIR Lim IP Core rau LatticeECP3 Devices Ceev Facts …………………………………………………………………………………..7 Table 2.3. FIR Lim IP Core rau LatticeECP5 Devices Ceev Facts ……………………………………………………………………………….8 Table 4.1. Qhov siab tshaj plaws Multiplier Multiplexing Factors rau txawv Configurations * ………………………………………………………..15 Table 4.2. Top-Level Port Definitions……………………………………………………………………………………………………………………….16 Table 5.1. Parameter Specifications rau FIR Lim IP Core ………………………………………………………………………………..21 Table 5.2. Architecture Tab……………………………………………………………………………………………………………………… .23 Tab 5.3. I/O Specification Tab ……………………………………………………………………………………………………………………… …25 Tab 5.4. Implementation Tab……………………………………………………………………………………………………………………… 26 Table 6.1. File List …………………………………………………………………………………………………………………………………… …………31 Tab A.1. Kev Ua Haujlwm thiab Kev Siv Khoom Siv (LatticeECP3)* ………………………………………………………………………………..37 Table A.2. Kev Ua Haujlwm thiab Kev Siv Khoom Siv (LatticeXP2)* ………………………………………………………………………………….37 Table A.3. Kev Ua Haujlwm thiab Kev Siv Cov Khoom Siv (LFE5U)* …………………………………………………………………………………………….37

4 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

Cov ntsiab lus hauv Cov Ntaub Ntawv no

Ib daim ntawv teev cov acronyms siv nyob rau hauv daim ntawv no.

Lub ntsiab lus

Txhais

FIR

Finite Impulse Teb

FPGA

Field-Programmable Gate Array

LED

lub teeb-emitting diode

MLE

Machine Learning Engine

SDHC

Ruaj Ntseg Digital Siab Muaj Peev Xwm

SDXC

Ruaj Ntseg Digital eXtended Capacity

SPI

Lub Sijhawm Sib Xws

VIP

Video Interface Platform

USB

Universal Serial Bus

Neuro Network

FIR Lim IP Core Tus Neeg Siv Qhia

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
1. Taw qhia
Lattice FIR (Finite Impulse Response) Filter IP core yog ib qho kev teeb tsa dav dav, ntau-channel FIR lim, siv los siv cov kev ua haujlwm siab sysDSPTM blocks muaj nyob rau hauv Lattice li. Ntxiv nrog rau ib tus nqi lim dej, tus tub ntxhais IP tseem txhawb nqa ntau yam ntawm polyphase decimation thiab interpolation lim. Kev siv piv rau kev sib pauv pauv hloov pauv tuaj yeem tswj tau los ntawm kev qhia txog qhov sib npaug ntawm qhov sib npaug uas siv rau kev siv cov lim. FIR Filter IP core txhawb siab li 256 raws, nrog rau txhua tus muaj txog 2048 kais. Cov ntaub ntawv tawm tswv yim, coefficient thiab cov ntaub ntawv tawm cov ntaub ntawv dav yog configurable nyob rau ntau yam. Cov tub ntxhais IP siv tag nrho cov kev ua haujlwm sab hauv thaum uas tso cai rau cov zis tawm txawv txav nrog ntau yam kev xaiv rau saturation thiab rounding. Cov coefficients ntawm lub lim tuaj yeem raug teev nyob rau lub sijhawm tiam thiab / lossis rov qab tau thaum lub sijhawm ua haujlwm los ntawm cov chaw nres nkoj nkag. FIR Filter IP core kuj tuaj yeem tsim los siv Lattice FIR Lim Simulink® Model. Rau cov ntaub ntawv ntawm Simulink ntws, xa mus rau FPGA Tsim nrog ispLEVER nyeem.

6 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia

2. Qhov tseeb ceev

Table 2.1 txog Table 2.3 muab cov lus qhia ceev ceev txog FIR Filter IP core rau LatticeXP2TM, LatticeECP3TM, thiab LatticeECP5TM li.

Table 2.1. FIR Lim IP Core rau LatticeXP2 Devices Ceev Cov Lus Tseeb

FIR IP Configuration

1 Channel 64 Kais
16 Kev sib tw

1 Channel 24 kais 6 tus lej sib npaug

1 Channel 48 kais 12 tus lej sib npaug

Kev Siv Cov Khoom Siv Tseem Ceeb
Tsim Tool Txhawb

FPGA Cov Tsev Neeg Txhawb Cov Khoom Siv Tsawg Yam Xav Tau Cov Ntaus Ntaus LUTs sysMEM EBRs Sau npe DSP Slice Lattice Implementation Synthesis Simulation

LFXP2-5E
211
250

LatticeXP2 LFXP2-40E LFXP2-40E-7F672C
241
272
Lattice Pob Zeb Diamond 3.10 Synplify Pro F-2012.09L-SP1
Modelsim SE 10.2c Active-HDL 8.2 Lattice Edition

LFXP2-8E
246
281

Table 2.2. FIR Lim IP Core rau LatticeECP3 Devices Cov Lus Qhia Ceev

Kev Siv Cov Khoom Siv Tseem Ceeb
Tsim Tool Txhawb

FPGA Cov Tsev Neeg Txhawb Cov Khoom Siv Tsawg Yam Xav Tau Cov Ntaus Ntaus LUTs sysMEM EBRs Sau Npe MULT18X18 Lattice Implementation Synthesis Simulation

4 Channel 64 Kais
1 Qhov sib npaug
866 32

FIR IP Configuration
1 Channel 32 kais 32 tus lej sib npaug
LatticeECP3 LFE3-35EA LFE3-150EA-6FN672C
212
199
Lattice Pob Zeb Diamond 3.10 Synplify Pro F-2012.09L-SP1
Modelsim SE 10.2c Active-HDL 8.2 Lattice Edition

1 Channel 32 kais 8 tus lej sib npaug
200
303

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia

Table 2.3. FIR Lim IP Core rau LatticeECP5 Devices Cov Lus Qhia Ceev

FIR IP Configuration

4 Channel 64 Kais
1 Qhov sib npaug

1 Channel 32 kais 32 tus lej sib npaug

1 Channel 32 kais 8 tus lej sib npaug

Kev Siv Cov Khoom Siv Tseem Ceeb
Tsim Tool Txhawb

FPGA Cov Tsev Neeg Txhawb Cov Khoom Siv Tsawg Yam Xav Tau Cov Ntaus Ntaus LUTs sysMEM EBRs Sau npe DSP Slice Lattice Implementation Synthesis Simulation

PEB 5

LFE5UM-85FEA

LFE5U-85F-6BG756C

248

202

201

222

199

303

Lattice Pob Zeb Diamond 3.10

Synplify Pro F-2012.09L-SP1

Aldec Active-HDL 10.3 Lattice Edition

ModelSim SE 10.2c

8 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia
3. Nta
· Ntau tus naj npawb ntawm cov kais dej mus txog 2048 · Cov tswv yim thiab coefficients dav ntawm 4 txog 32 khoom · Kev txhawb nqa ntau channel txog li 256 raws · Kev txiav txim siab thiab kev sib cuam tshuam ntawm 2 txog 256 · Kev txhawb nqa rau ib nrab-band lim · Configurable parallelism los ntawm tag nrho cov parallel rau serial · Kos npe los yog tsis kos npe cov ntaub ntawv thiab coefficients · Coefficients symmetry thiab tsis zoo symmetry optimization · Re-loadable coefficients txhawb · Tag nrho cov precision arithmetic · Selectable output width thiab precision · Selectable overflow: qhwv-ncig los yog saturation · Selectable rounding: truncation, round ntawm xoom , puag ncig deb ntawm xoom, puag ncig mus rau ze tshaj plaws thiab convergent
rounding · Dav thiab precision tau teev tseg siv cov ntsiab lus ruaj khov · Handshake signals los pab txhawb kev sib tshuam

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
4. Cov lus piav qhia ua haujlwm
Tshooj no muab cov lus piav qhia ua haujlwm ntawm FIR Filter IP core.
4.1. Interface Diagram
Daim duab qhia chaw saum toj kawg nkaus rau FIR Filter IP core yog qhia hauv daim duab 4.1.

Daim duab 4.1. Sab saum toj-Level Interface rau FIR Lim IP Core
4.2. FIR Lim Architecture
FIR lim ua haujlwm ntawm cov ntaub ntawv samples tuaj yeem piav qhia raws li kev ua haujlwm ntawm cov khoom lag luam. Rau N-kais FIR lim, cov tswv yim tam sim no sample thiab (N-1) yav dhau los input samples yog multiplied los ntawm N lim coefficients thiab cov txiaj ntsig N cov khoom raug ntxiv los muab ib qho tso zis sample raws li qhia hauv qab no.
(1)
Hauv kab zauv saum toj no, hn , n = 0,1, 1, ..., N-0,1 yog cov lus teb impulse; xn, n=0,1,…, is the input; thiab yn, n=XNUMX,…, is the
tso zis. Tus naj npawb ntawm ncua sij hawm (N-1) sawv cev rau qhov kev txiav txim ntawm cov lim. Tus naj npawb ntawm cov ntaub ntawv nkag samples (tam sim no thiab yav dhau los) siv rau hauv kev suav ntawm ib qho kev tso zis sample sawv cev rau tus naj npawb ntawm cov kais dej (N).
4.2.1. Direct-form Implementation
Nyob rau hauv qhov kev siv ncaj qha daim ntawv qhia nyob rau hauv daim duab 4.2, cov tswv yim samples yuav raug hloov mus rau hauv ib qho kev sau npe ua haujlwm thiab txhua qhov kev hloov pauv tau txuas nrog tus lej sib npaug. Cov khoom lag luam los ntawm cov khoom sib faib tau suav tias tau txais FIR lim cov zis sample.

10 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia
Daim duab 4.2. Direct-form FIR Lim
4.2.2. Symmetrical Implementation
Lub impulse teb rau feem ntau FIR lim yog symmetrical. Qhov symmetry no feem ntau tuaj yeem siv los txo cov lej lej thiab tsim cov lim dej kom zoo. Nws tuaj yeem siv tsuas yog ib nrab ntawm qhov sib npaug rau qhov sib npaug sib npaug piv rau qhov uas siv rau cov lim zoo sib xws nrog cov coefficients tsis sib xws. Ib qho kev siv rau symmetric coefficients muaj nyob rau hauv daim duab 4.3.

Daim duab 4.3. Symmetric Coefficients FIR Filter Implementation
4.2.3. Polyphase Interpolation FIR Lim
Cov kev xaiv polyphase interpolation lim siv qhov kev ua tau zoo ntawm 1-rau-P interpolation lim tau qhia hauv qab no, qhov twg P yog tus lej ntau dua 1. Daim duab 4.4 qhia tau hais tias polyphase interpolator, qhov twg txhua ceg yog hu ua polyphase.

Daim duab 4.4. Polyphase Interpolator

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
Hauv cov qauv no, cov ntaub ntawv tawm tswv yim yuav raug thauj mus rau hauv txhua lub polyphase tib lub sijhawm thiab cov ntaub ntawv tso tawm ntawm txhua lub polyphase yuav raug tshem tawm raws li qhov tso zis s.ample FIR. Tus naj npawb ntawm polyphases yog sib npaug rau qhov sib cuam tshuam. Cov coefficients yog muab rau tag nrho cov polyphases sib npaug.
4.2.4 ib. Polyphase Decimation FIR Lim
Qhov kev xaiv lim polyphase decimation siv qhov kev ua tau zoo ntawm P-to-1 decimation lim pom hauv daim duab 4.5, qhov twg P yog tus lej ntau dua 1.

Daim duab 4.5. Polyphase Decimator
Hauv cov qauv no, cov tswv yim sample yog loaded sequentially rau hauv txhua lub polyphases nrog tsuas yog ib lub polyphase noj ib zaug. Thaum tag nrho cov polyphases yog loaded nrog liample, qhov tshwm sim los ntawm cov polyphases yog summed thiab unloaded raws li FIR lim cov zis. Hauv qhov txheej txheem no, P input samples tsim ib cov zis sample, qhov twg P yog qhov kev txiav txim siab.
4.2.5. Multi-channel FIR Lim
Nws yog heev pom FIR cov ntxaij lim dej siv nyob rau hauv multi-channel ua scenarios. Qhov siab tshaj plaws tau dhau los ntawm kev siv FIR lim feem ntau ntau dua li qhov kev xa tawm yuav tsum tau ua rau ib qho kev ua tiav. Rau cov ntawv thov zoo li no, nws yog qhov tsim nyog los siv tib cov peev txheej hauv ib lub sij hawm ntau txoj hauv kev kom paub ntau-channel FIR lim. Tsuas yog nyob rau hauv tag nrho cov kev coj ua thaum uas tig mus, qhov twg cov multipliers txaus siv los ua tag nrho cov kev suav tsim nyog hauv ib lub voj voog, FIR lim siv cov kais dej ywj pheej thiab cov coefficient nco los pub txhua tus sib npaug. Yog li ntawd, kev siv ntau channel ua rau kev siv lub cim xeeb qis dua piv rau ntau qhov instantiations ntawm FIR lim. Rau rooj plaub, qhov twg tag nrho cov channel siv tib coefficient teeb, siv ib tug multi-channel FIR lim muaj qhov tseeb advantage ntawm yuav tsum tau me me coefficient nco.

4.3. Cov ncauj lus kom ntxaws
Daim duab 4.6 qhia txog daim duab thaiv kev ua haujlwm ntawm FIR Filter IP core.

coeffin coeffwe tsum coefset

Coefficient nco

ua din

Cov ntawv sau npe

Coj mus rhaub Memory

Symmetry Adder

Multiplier Array

Tsob Ntoo Adder

Kev tsim tawm

dout

inpvalid ibstart ifactor dfactor
xwm txheej

Tswj Logic
Daim duab 4.6. Daim duab qhia txog kev ua haujlwm

outvalid obstart rfi

12 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia
Cov ntaub ntawv thiab cov coefficients tau muab khaws cia rau hauv cov cim xeeb sib txawv uas pom tias yog kais nco thiab coefficients nco hauv daim duab saum toj no. Lub symmetry adder yog siv yog hais tias tus coefficients yog symmetrical. Lub multiplier array muaj ib los yog ntau tshaj multipliers nyob ntawm seb tus neeg siv specification. Cov ntoo adder ua cov lej ntawm cov khoom. Nyob ntawm kev teeb tsa, tsob ntoo adder, lossis ib feem ntawm nws, yog siv hauv DSP blocks. Cov khoom tsim tawm ua haujlwm ua cov zis dav txo qis thiab kev tswj xyuas qhov tseeb. Qhov thaiv no muaj cov logic los txhawb ntau hom kev sib tw thiab hla. Lub block sau npe Control Logic tswj lub sijhawm teem sijhawm ntawm cov ntaub ntawv thiab cov lej lej ua haujlwm raws li hom lim (interpolation, decimation lossis multi-channel) thiab kev sib tw multiplier.
Cov kais dej thiab coefficient nco tau raug tswj sib txawv rau cov kev teeb tsa sib txawv ntawm FIR lim. Daim duab 4.7 qhia txog kev nco ua haujlwm rau 16-kais, 3-channel, symmetric FIR lim nrog ob qhov sib npaug.

Daim duab 4.7. Coj mus rhaub thiab Coefficient Memory Management rau Samplos ntawm FIR Filter
Nyob rau hauv daim duab, muaj ob tug kais nco thiab ib tug coefficient nco rau txhua tus multiplier. Qhov tob ntawm txhua lub cim xeeb yog ceil (kais / 2 / multiplier) * channel, uas yog 12 hauv qhov example, qhov twg tus neeg teb xov tooj ceil(x) rov qab tus lej siab dua tom ntej, yog tias qhov kev sib cav x yog fractional.

4.4. Configuring FIR Filter Core
4.4.1. Architecture Options
Cov kev xaiv rau tus naj npawb ntawm cov channel, tus naj npawb ntawm cov kais dej, thiab hom lim yog ywj siab thiab ncaj qha teev nyob rau hauv Architecture tab ntawm IP core interface (saib Parameter Chaw kom paub meej). Yog tias yuav tsum tau muaj polyphase decimator lossis interpolator, qhov kev txiav txim siab lossis kev cuam tshuam tuaj yeem raug teev ncaj qha rau hauv lub interface. Qhov kev txiav txim siab lossis qhov cuam tshuam cuam tshuam kuj tuaj yeem raug teev los ntawm cov chaw nres nkoj nkag thaum lub sijhawm ua haujlwm los ntawm kev xaiv cov kev xaiv sib txawv. Yog tias qhov kev txiav txim siab tsis sib xws (lossis Variable interpolation) qhov kev xaiv raug xaiv, qhov kev txiav txim siab (lossis interpolation) tuaj yeem hloov tau los ntawm ob mus rau Decimation factor (lossis Interpolation factor) los ntawm qhov chaw nkag.
4.4.1.1. Coefficients Specification Cov coefficients ntawm lub lim tau teev tseg siv cov coefficients file. Cov coefficients file yog ntawv file nrog ib coefficient ib kab. Yog hais tias cov coefficients yog symmetrical, lub checkbox Symmetric coefficients yuav tsum tau kuaj xyuas yog li tus IP core siv symmetry adders los txo tus naj npawb ntawm cov multipliers siv. Yog tias lub thawv Symmetric Coefficients raug kuaj, tsuas yog ib nrab ntawm cov coefficients tau nyeem los ntawm cov coefficient file. Rau n-kais symmetric coefficients lim, tus naj npawb ntawm

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
coefficients nyeem los ntawm cov coefficients file yog sib npaug rau ceil(n/2). Rau ntau cov ntxaij lim dej, cov coefficients rau channel 0 tau teev tseg ua ntej, tom qab ntawd rau cov channel 1, thiab lwm yam. Rau cov ntxaij lim dej ntau channel, muaj kev xaiv los qhia seb cov coefficients txawv rau txhua qhov channel lossis tib yam (ntau) rau txhua qhov channel. Yog hais tias cov coefficients muaj ntau, tsuas yog ib coefficients yuav tsum tau teev nyob rau hauv coefficients file. Tus nqi coefficient nyob rau hauv file tuaj yeem nyob rau hauv ib qho radix (decimal, hexadecimal lossis binary) xaiv los ntawm tus neeg siv. Tus neeg teb xov tooj tsis zoo tsuas yog siv yog tias cov coefficients tau teev nyob rau hauv cov zauv radix. Rau hexadecimal thiab binary radices, cov lej yuav tsum tau sawv cev hauv ob daim ntawv ntxiv. Ib example coefficients file nyob rau hauv zauv hom rau ib tug 11tap, 16-ntsis coefficients teeb yog muab hauv qab no. Hauv no example, coefficients binary point yog 0. -556 -706 -857 -419 1424 5309 11275 18547 25649 30848 32758 An example coefficients file nyob rau hauv floating point hom rau cov ntaub ntawv saum toj no thaum Coefficients binary point txoj hauj lwm yog 8, yog muab hauv qab no. Cov coefficients yuav quantized kom ua raws li 16.8 fractional cov ntaub ntawv uas 16 yog tag nrho cov dav ntawm coefficients, thiab 8 yog qhov dav ntawm feem feem. -2.1719 -2.7578 -3.3477 -1.6367 5.5625 20.7383 44.043 72.45 100.0191 120.5 127.96 Yog tias lub checkbox Reloadable Coefficients raug kuaj xyuas, lub reloadcore coefficient ntawm kev ua haujlwm tuaj yeem ua tau. Nrog rau qhov kev xaiv no, qhov xav tau coefficients yuav tsum tau thauj khoom ua ntej kev ua haujlwm ntawm lub lim. Cov coefficients yuav tsum tau ntim rau hauv ib qho kev txiav txim tshwj xeeb uas txiav txim siab los ntawm qhov kev pab cuam muab nrog IP core. IP tub ntxhais tseem tuaj yeem xaiv tau ua qhov kev txiav txim rov qab sab hauv, txawm tias siv ntau qhov kev pab. Yog tias qhov kev xaiv no xav tau, kos lub thawv Reorder Coefficients Inside tuaj yeem kuaj xyuas. Nrog rau qhov kev xaiv no, cov coefficients tuaj yeem thauj khoom hauv qhov kev txiav txim ib txwm mus rau qhov tseem ceeb.
4.4.1.2. Multiplier Multiplexing Factor Qhov kev nkag mus thiab kev siv cov peev txheej tuaj yeem tswj tau los ntawm kev muab tus nqi tsim nyog rau Multiplier Multiplexing Factor parameter. Kev ua haujlwm tas mus li (ib cov ntaub ntawv tso tawm ib lub voj voog moos) tuaj yeem ua tiav los ntawm kev teeb tsa Multiplier Multiplexing Factor rau 1. Yog tias qhov Multiplier Multiplexing Factor tau teeb tsa rau tus nqi siab tshaj plaws hauv qhov interface, kev ua haujlwm puv series tau txais kev txhawb nqa thiab nws yuav siv sij hawm txog n moos los xam ib cov ntaub ntawv tso zis sample, qhov twg n yog tus naj npawb ntawm cov kais dej rau lub lim dej tsis sib haum FIR thiab ib nrab ntawm cov kais dej rau cov lim dej sib xyaw FIR. Tus nqi siab tshaj plaws ntawm Multiplier Multiplexing Factors rau kev teeb tsa sib txawv ntawm n-kais FIR lim tau muab rau hauv Table 4.1.

14 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia

Table 4.1. Qhov ntau tshaj Multiplier Multiplexing Factors rau txawv Configurations *

FIR Hom Tsis-symmetric Symmetric Ib nrab-band

Single Rate n Ceil(n/2) floor((n+1)/4)+1

Interpolator nrog Factor=i Ceil(n/i) Ceil(n/2i) pem teb((n+1)/4)

* Ceeb toom: Tus neeg teb xov tooj pem teb (x) rov qab tus lej qis dua tom ntej, yog tias x yog tus nqi feem.

Decimator nrog Factor Ceil(n/d) Ceil(n/2d) pem teb((n+1)/8)+1

4.4.2. I/O Specification Options
Cov kev tswj hauv I/O Specifications interface tab yog siv los txheeb xyuas ntau qhov dav thiab qhov tseeb ntawm txoj hauv kev cov ntaub ntawv. Qhov dav thiab binary point txoj haujlwm ntawm cov ntaub ntawv nkag thiab coefficients tuaj yeem txhais tau ntawm nws tus kheej. Los ntawm cov tswv yim cov ntaub ntawv dav, coefficient dav thiab tus naj npawb ntawm cov kais dej, tag nrho qhov tseeb tso zis dav thiab qhov tseeb qhov chaw ntawm cov zis binary taw tes tau tsau. Cov zis tag nrho yog hloov dua siab tshiab rau cov neeg siv teev cov zis dav dav los ntawm kev xa me ntsis qhov tseem ceeb (LS) thiab qee qhov tseem ceeb tshaj plaws (MS) cov khoom thiab los ntawm kev ua cov txheej txheem sib sau ua ke thiab dhau kev ua tiav. Cov zis tau teev tseg los ntawm cov zis dav thiab cov zis binary point txoj hauj lwm parameter.
4.4.2.1. Rounding
Muaj tsib txoj kev xaiv hauv qab no tau txais kev txhawb nqa rau kev sib tw: · Tsis muaj Tshem tawm tag nrho cov khoom mus rau sab xis ntawm qhov tso zis tsawg kawg nkaus thiab tawm qhov tso tawm tsis raug. · Rounding Rounds kom ze tshaj tus lej zoo. · Rounding deb ntawm xoom Rounds deb ntawm xoom yog hais tias cov feem feem yog raws nraim ib nrab. · Rounding ntawm xoom Rounds mus rau xoom yog hais tias tus feem feem yog raws nraim ib nrab. · Convergent rounding Rounds mus rau qhov ze tshaj plaws txawm tias tus nqi yog cov feem feem yog raws nraim ib nrab.

4.4.3. Kev xaiv ua
4.4.3.1. Hom Nco
FIR Filter IP core siv cov cim xeeb los khaws cov ntaub ntawv ncua sij hawm, coefficients thiab rau qee qhov kev teeb tsa, cov ntaub ntawv tawm tswv yim lossis cov ntaub ntawv tawm. Tus naj npawb ntawm lub cim xeeb siv nyob ntawm ntau qhov tsis suav nrog cov ntaub ntawv dav, tus lej ntawm cov kais dej, hom lim, tus lej ntawm cov channel thiab coefficient symmetry. Feem ntau, txhua qhov sib npaug yuav tsum muaj ib lub cim xeeb cov ntaub ntawv thiab ib lub cim xeeb coefficient. Interpolation lossis decimation filters kuj tseem siv cov tswv yim lossis cov zis tawm. Lub cim xeeb hom kev xaiv interface tuaj yeem siv los txheeb xyuas seb EBR lossis faib lub cim xeeb yog siv rau cov ntaub ntawv, coefficient, tawm tswv yim thiab tso zis cia. Qhov kev xaiv hu ua Auto tawm qhov kev xaiv rau IP generator cuab tam, uas siv EBR yog tias lub cim xeeb tob dua 128 qhov chaw thiab faib lub cim xeeb lwm yam.

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia

4.5. Cov lus piav qhia
Cov lus piav qhia ntawm Input/Output (I/O) ports rau FIR Filter IP core yog muab rau hauv Table 4.2.

Table 4.2. Sab saum toj-Level Port Definitions

Chaw nres nkoj

Cov khoom

Dav I / O

clk

rstn ua

ua din

Input cov ntaub ntawv dav

siv tsis tau

dout outvalid
rfi ua

Cov zis dav 1
1

Thaum Reloadable coefficients raug xaiv

kob

Lus Cim 1*

coj

I/O

Kev piav qhia

System moos rau cov ntaub ntawv thiab tswj inputs thiab outputs.

System dav asynchronous active-tsawg pib dua teeb liab.

Cov ntaub ntawv nkag.

Input siv tau teeb liab. Cov ntaub ntawv nkag tau nyeem-hauv tsuas yog thaum

inpvalid yog siab.

Cov ntaub ntawv tso tawm.

Output data qualifier. Output data dout siv tau tsuas yog thaum

qhov teeb liab no siab.

Npaj rau cov tswv yim. Cov zis no, thaum siab, qhia tias tus IP

core yog npaj tau txais cov ntaub ntawv tawm tswv yim tom ntej. Cov ntaub ntawv siv tau tuaj yeem

siv rau ntawm din tsuas yog rfi siab thaum lub sijhawm teev dhau los

lub voj voog.

Coefficients input. Cov coefficients yuav tsum tau loaded

los ntawm qhov chaw nres nkoj no hauv ib qho kev txiav txim tshwj xeeb. Xa mus rau ntu

Interfacing nrog FIR Lim IP core kom paub meej.

Thaum pom zoo, tus nqi ntawm cov npav npav yuav raug sau rau hauv

coefficient nco.

coefset

Cov tswv yim no yog siv los qhia cov lim kom siv tsis ntev los no

loaded coefficient teeb. Qhov teeb liab no yuav tsum tau pulsed siab rau

ib lub voj voog moos tom qab kev thauj khoom tag nrho cov coefficient

siv coeffin thiab coeffwe.

Thaum tus naj npawb ntawm cov channel ntau dua 1

ibstart

Input block pib. Rau multi-channel configurations, qhov no input

txheeb xyuas channel 0 ntawm cov tswv yim.

obstart

Tso zis thaiv pib. Rau multi-channel configurations, qhov no

cov zis qhia txog channel 0.

Thaum kuaj xyuas qhov sib txawv ntawm qhov sib txawv lossis qhov sib txawv ntawm qhov sib txawv

ifactor

ceil(Log2(Interpolation

Interpolation tus nqi

factor +1))

dfactor ua

ceil(Log2(Decimation factor+1))

Decimation factor tus nqi

xwm txheej

Teem lub interpolation factor lossis decimation factor.

Optional I/Os

Clock Enable. Thaum lub teeb liab no yog de-asserted, lub hauv paus yuav

tsis quav ntsej tag nrho lwm yam synchronous inputs thiab tswj nws tam sim no

xeev

Synchronous pib dua. Thaum hais kom tsawg kawg ib teev

Lub voj voog, tag nrho cov ntawv sau npe hauv IP tub ntxhais tau pib pib dua

xeev.

Lus Cim: 1. Dav rau hom kos npe thiab kev sib txuam sib luag yog Coefficients dav +1. 2. Dav rau unsigned thiab symmetric interpolation yog Coefficients dav +2. 3. Dav rau tag nrho lwm cov rooj plaub yog Coefficients dav.

16 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia

4.6. Interfacing nrog FIR Lim IP Core
4.6.1. Cov ntaub ntawv interface
Cov ntaub ntawv yog pub rau hauv tub ntxhais los ntawm din thiab tawm ntawm cov tub ntxhais los ntawm dout.

4.6.2 ib. Ntau Channel
Rau kev siv ntau channel, ob qhov chaw nres nkoj, ibstart thiab obstart, muaj nyob rau hauv IP core los synchronize tus lej channel. Lub tswv yim ibstart yog siv los txheeb xyuas cov channel 0 cov ntaub ntawv thov ntawm cov khoom siv. Cov zis obstart mus siab ib txhij nrog channel 0 tso zis cov ntaub ntawv.

4.6.3. Qhov sib txawv ntawm Interpolation/Decimation Factor
Thaum qhov cuam tshuam (lossis kev txiav txim siab) yog qhov sib txawv, cov chaw nres nkoj ifactor (lossis dfactor) thiab cov xwm txheej tau ntxiv rau IP core. Lub interpolation (los yog decimation) yam uas siv rau ntawm qhov chaw nres nkoj ifactor (los yog dfactor) yog teem thaum lub teeb liab strobe factoret siab. Thaum qhov kev hloov pauv (lossis kev txiav txim siab) hloov pauv, cov zis rfi mus qis rau ob peb lub voj voog. Thaum nws dhau los ua siab dua, lub lim ua haujlwm raws li kev sib cuam tshuam (lossis decimating) lim sib raug rau tus nqi tshiab.

4.6.4 ib. Reloadable Coefficients
Thaum xaiv Reloadable Coefficients, ob qhov chaw nres nkoj ntxiv, coeffin thiab coeffwe, yog siv los rov thauj cov coefficients. Tag nrho cov coefficients yuav tsum tau loaded nyob rau hauv ib batch, thaum ua kom lub teeb liab coeffwe siab thaum lub sij hawm tag nrho lub sij hawm ntawm loading. Tom qab tag nrho cov coefficients yog loaded, lub input teeb liab coeffset yuav tsum tau pulsed siab rau ib lub moos voj voog rau cov tshiab coefficients yuav siv tau.
Muaj ob txoj hauv kev uas cov coefficients tuaj yeem siv rau kev rov ua cov coefficients nco, raws li tau teev tseg los ntawm Reorder Coefficients Inside parameter.
Thaum Reorder Coefficients Sab Hauv tsis raug xaiv, cov coefficients yuav tsum tau siv rau hauv ib lub sijhawm tshwj xeeb rau reloading lub cim xeeb coefficients. Cov coefficients nyoos, raws li tau teev tseg hauv cov coefficients file, tuaj yeem hloov mus rau qhov rov qab ua ntu zus los ntawm kev siv coefficients tiam program coeff_gen.exe (rau Windows) muaj nyob rau hauv daim nplaub tshev gui hauv IP installation directory (rau example, nyob rau hauv C: LatticeCorefir_core_v6.0gui folder). Cov npe ntawm coefficient tiam program rau UNIX thiab Linux yog coeff_gen_s thiab coeff_gen_l raws. Rau Windows, qhov kev zov me nyuam raug hu ua raws li hauv qab no:
kev_gen.exefile_name>.lpc
Lus Cim: Yog tias hauv lpc file, tus nqi ntawm parameter varcoeff = Yog, thov hloov nws mus rau Tsis ua ntej tsim ROM files ntawm tus kheej.
Cov lus txib no converts cov coefficients nyob rau hauv lub tswv yim file, raws li tau hais los ntawm coefffile= parameter hauv lpc file, mus rau loadable coefficients ib ntus file npe coeff.mem. Nco ntsoov tias cov zis file tej zaum yuav muaj cov coefficients ntau dua li qhov qub yog vim qhov muab xoom coefficients. Tag nrho cov coefficients nyob rau hauv cov zis file, nrog rau cov xoos, yuav tsum tau thov ua ntu zus los ntawm qhov chaw nres nkoj coeffin. Txhawm rau kom tau txais cov kab ke ntawm kev siv cov coefficients, kho cov input coefficients file nrog cov lej ua ntu zus (piv txwv li 1,2) thiab tus IP yuav khiav qhov file txiav txim. Nyob rau hauv reloadable coefficients hom, cov tub ntxhais yuav tsis npaj rau kev khiav hauj lwm (cov zis rfi yuav tsis siab) kom txog rau thaum lub coefficients loaded thiab coeffset yog asserted siab.
Thaum xaiv qhov parameter Reorder Coefficients Sab hauv, cov coefficients yuav raug muab rov qab rau hauv cov tub ntxhais IP yam tsis tas yuav tsum tau hloov kho cov lus piav qhia yav dhau los. Nrog rau qhov kev xaiv no, reordering logic yog ntxiv rau tus IP core thiab tus neeg siv tuaj yeem siv cov coefficients hauv qhov ib txwm ua.
Hauv hom no, yog xaiv qhov parameter Symmetric coefficients, tsuas yog ib nrab ntawm cov coefficients muab yuav raug siv. Rau example, yog hais tias tus raw coefficient input sequence yog: 1 2 3 4 5 6 5 4 3 2 1, cov coefficients uas yuav siv yuav yog 1 2 3 4 5 6.
Ib yam li ntawd, yog ib nrab Band raug xaiv, tag nrho cov input coefficients nyob rau hauv qhov chaw txawm, tsuas yog qhov kawg, yuav muab pov tseg. Rau example, yog hais tias tus raw coefficient input sequence yog: 1 0 2 0 3 0 4 0 5 6 5 0 4 0 3 0 2 0 1, cov coefficients uas yuav siv yuav yog 1 2 3 4 5 6.
Nco tseg: Yog tias qhov parameter varcoeff = hauv lpc file yog teem rau Yes, hloov nws mus rau Tsis ua ntej tsim cov coefficients tshiab file.

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
4.7. Lub sijhawm Specifications
Daim duab sijhawm rau FIR Filter IP core yog muab rau hauv daim duab 4.8 txog daim duab 4.17. Nco ntsoov tias muaj ntau lub sijhawm tshwj xeeb rau qee cov ntawv thov FIR lim siv Lattice XP2 / ECP3 / ECP5 li. Daim duab 4.8 txog daim duab 4.11 siv rau txhua daim ntawv thov FIR.
4.7.1 ib. Sijhawm Specifications Muaj feem xyuam rau txhua yam khoom siv
Daim duab 4.8. Ib qho Channel, Ib Tus Nqi FIR Lim nrog cov khoom siv txuas ntxiv

Daim duab 4.9. Ib Leeg Channel, Ib Tus Nqi FIR Lim nrog qhov khoob hauv cov tswv yim duab 4.10. Factorset Signals
Daim duab 4.11. Coefficient Reloading

18 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia
4.7.2 ib. Lub Sijhawm Specifications Muaj feem xyuam rau LatticeXP2, LatticeECP3 thiab LatticeECP5 Kev Ua Haujlwm
Ntxiv rau cov duab dhau los, Daim duab 4.12 txog daim duab 4.14 siv rau kev siv ob qho tib si LatticeXP2, LatticeECP3, thiab LatticeECP5 cov khoom siv: qhov tsis zoo symmetry, ib nrab band, qhov sib txawv ntawm qhov sib txawv thiab kev txiav txim siab, thiab daim ntawv thov siv 36 × 36 multipliers.
Daim duab 4.12. Multi-Channel Ib Tus Nqi FIR Lim (3 Channels)

Daim duab 4.13. Multi-Channel (3 Channels) Interpolator (Qhov Tseem Ceeb ntawm 3)

Daim duab 4.14. Multi-Channel (3 Channels) Decimator (Qhov Tseem Ceeb ntawm 3)

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
4.7.3 ib. Lub Sijhawm Specifications Muaj feem xyuam rau LatticeECP3 thiab LatticeECP5 Kev Ua Haujlwm
Raws li tau hais yav dhau los, Daim duab 4.15 txog daim duab 4.17 siv rau tag nrho LatticeECP3 thiab Lattice ECP5 cov khoom siv uas tsis yog cov uas tau teev tseg hauv ntu dhau los.

Daim duab 4.15. Multi-Channel Ib Tus Nqi FIR Lim (3 Channels)

Daim duab 4.16. Multi-Channel (3 Channels) Interpolator (Qhov Tseem Ceeb ntawm 3)

Daim duab 4.17. Multi-Channel (3 Channels) Decimator (Qhov Tseem Ceeb ntawm 3)

20 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia

5. Parameter Chaw

Cov cuab yeej IPexpress thiab Clarity Designer yog siv los tsim IP thiab architectural modules hauv pob zeb diamond software. Koj tuaj yeem xa mus rau IP Core Generation thiab Kev Ntsuam Xyuas ntu ntawm yuav ua li cas tsim tus IP.
Table 5.1 muab cov npe ntawm cov neeg siv kev teeb tsa tsis zoo rau FIR Lim IP core. Cov kev teeb tsa parameter tau teev tseg siv FIR Lim IP core Configuration interface hauv IPexpress lossis Clarity Designer. Feem ntau FIR Filter IP core parameter xaiv tau muab faib hla ntau lub interface tab raws li tau piav qhia hauv tshooj no.

Table 5.1. Parameter Specifications rau FIR Lim IP Core

Parameter

Ntau yam

Lim Specifications

Tus naj npawb ntawm cov channel

1 rau 256

Tus naj npawb ntawm cov kais dej

1 rau 2048

Lim hom

{Siv tus nqi, Interpolator, Decimator}

Interpolation factor

2 rau 256

Kev sib txawv ntawm qhov sib txawv

{Yog, Tsis yog}

Decimation factor

2 rau 256

Variable decimation factor

{Yog, Tsis yog}

Coefficients Specifications

Reloadable coefficients

{Yog, Tsis yog}

Reorder coefficients sab hauv

{Yog, Tsis yog}

coefficients teev

{Common, One per channel}

Symmetric coefficients

{Yog, Tsis yog}

Tsis zoo symmetry

{Yog, Tsis yog}

Ib nrab band

{Yog, Tsis yog}

Coefficient radix

{Floating point, Decimal, Hex, Binary}

Coefficients file

Hom lossis Xauj

Advanced Options

Multiplier Multiplexing yam

Lus Cim 1, Lus Cim 2

Tus naj npawb ntawm SysDSP blocks hauv kab

5 – Ceebtoom 3

I/O Specifications

Hom ntaub ntawv nkag

{Sau npe, Tsis tau kos npe}

Input cov ntaub ntawv dav

4 rau 32

Input data binary point txoj hauj lwm

-2 rau Input data dav + 2

Coefficients hom

{Sau npe, Tsis tau kos npe}

Coefficients dav

4 rau 32

Coefficients binary point txoj hauj lwm

-2 rau Coefficients dav + 2

Cov zis dav

4 rau Max Output Dav

Tso zis binary point txoj hauj lwm

(4 + Cov ntaub ntawv tawm tswv yim binary point txoj hauj lwm + coefficient binary point txoj hauj lwm Max tso zis dav) rau (Tshaj tawm dav + Cov ntaub ntawv nkag binary
point txoj hauj lwm + Coefficient binary point txoj hauj lwm - 4)

Precision tswj

Overflow Rounding

{Saturation, Wrap-around}
{Tsis muaj, Round-up, Round deb ntawm xoom, Hloov mus rau xoom, Convergent rounding}

Default
4 64 Ib tus nqi 2 No 2 No
Yog Tsis Muaj Feem Tsis Tsis Tsis Muaj Tus lej -
Lus Cim 2 Lus Cim 3
Sau npe 16
Sau npe 16
Saturation Tsis muaj

Memory Type Cov ntaub ntawv nco hom Coefficient memory type Input buffer type

{EBR, Distributed, Auto}

EBR

{EBR, Distributed, Auto}

EBR

{EBR, Distributed, Auto}

EBR

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia

Parameter

Ntau yam

Default

Output buffer hom

{EBR, Distributed, Auto}

EBR

Kev ua kom zoo

{Tebchaws, Ceev}

{ cheeb tsam}

Xaiv qhov chaw nres nkoj

{Yog, Tsis yog}

Tsis muaj

{Yog, Tsis yog}

Tsis muaj

Synthesis Options

Kev txwv ntau zaus

1, 400

300

Nco tseg:

1. Qhov Multiplier Multiplexing Factor yog txwv los ntawm tus naj npawb ntawm DSP blocks hauv ib lub cuab yeej (A) thiab tus naj npawb tiag tiag ntawm DSP blocks a

tsim kev xav tau (B). Thaum A> B, qhov sib npaug ntawm qhov sib npaug yog teem rau 1; txwv tsis pub tus nqi yuav ntau dua 1.

2. Saib Multiplier Multiplexing Factor kom paub meej. 3. Ntau tshaj plaws ntawm DSP blocks muaj nyob rau hauv kab hauv cov khoom xaiv.

Cov txiaj ntsig zoo uas tau pom hauv nplooj ntawv hauv qab no yog cov siv rau FIR Filter reference design. IP cov kev xaiv tseem ceeb rau txhua lub tab tau tham hauv kev nthuav dav ntxiv.

5.1. Architecture Tab
Daim duab 5.1 qhia cov ntsiab lus ntawm Architecture tab.

Daim duab 5.1. Architecture Tab ntawm FIR Lim IP Core Interface

22 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

Table 5.2. Architecture Tab Interface Item
Number of Channels Number of Taps Lim Hom Interpolation Factor Variable Interpolation Factor Decimation Factor Variable Decimation Factor Reloadable Coefficients Reorder Coefficients Hauv
Coefficients teem Symmetric Coefficients
Negative Symmetry Ib nrab Band
Coefficient Radix

FIR Lim IP Core Tus Neeg Siv Qhia
Kev piav qhia
Qhov kev xaiv no tso cai rau tus neeg siv los qhia cov naj npawb ntawm cov channel.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia cov naj npawb ntawm cov kais dej.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia seb lub lim yog ib tus nqi, interpolator, lossis decimator.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia tus nqi ntawm qhov kev cuam tshuam ruaj khov. Thaum FIR hom yog interpolation, tus nqi yuav tsum yog 2 rau 256. Txwv tsis pub, nws yuav raug teem rau 1 txiav.
Qhov kev xaiv no tso cai rau tus neeg siv los txheeb xyuas seb qhov cuam tshuam cuam tshuam puas raug kho thaum lub sijhawm IP tsim, lossis hloov pauv thaum lub sijhawm ua haujlwm. Yog tias qhov no raug kuaj xyuas, qhov cuam tshuam cuam tshuam tau teeb tsa los ntawm qhov chaw nres nkoj input ifactor thaum muaj qhov ntsuas siab. Qhov kev xaiv no tso cai rau tus neeg siv los qhia tus nqi ntawm qhov kev txiav txim siab ruaj khov. Thaum FIR hom yog decimation, tus nqi yuav tsum yog 2 rau 256. Txwv tsis pub, nws yuav raug teem rau 1 txiav.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia seb qhov kev txiav txim siab puas yog kho thaum lub sijhawm IP tsim lossis hloov pauv thaum lub sijhawm khiav. Yog tias qhov no raug kuaj xyuas, qhov kev txiav txim siab tau teeb tsa los ntawm qhov chaw nres nkoj input dfactor thaum cov xwm txheej siab. Qhov kev xaiv no tso cai rau tus neeg siv los txheeb xyuas seb cov coefficients puas ruaj los yog rov qab tau. Yog tias kuaj xyuas, cov coefficients tuaj yeem rov qab tau thaum lub sijhawm ua haujlwm tseem ceeb uas siv lub chaw nres nkoj input coeffin.
Thaum coefficients reloadable, lawv yuav tsum tau nkag mus rau hauv ib qho kev txiav txim. Kev hloov pauv tuaj yeem ua tiav siv qhov kev pab cuam muab nrog rau IP core. Txawm li cas los xij, cov tub ntxhais tseem muab rau kev xaiv kho vajtse kho dua tshiab ntawm tus nqi ntawm cov khoom siv kho vajtse ntxiv. Yog tias qhov kev xaiv no raug xaiv, cov coefficients tuaj yeem nkag mus rau hauv ib txwm ua ntu zus mus rau cov tub ntxhais kawm, thiab cov tub ntxhais yuav rov ua dua hem raws li xav tau. Qhov kev xaiv no tsis muaj thaum Lim hom yog interpolator, thiab Symmetric coefficients tau qhib.
Qhov kev xaiv no tso cai rau tus neeg siv los txheeb xyuas seb puas yog tib coefficient teeb siv rau txhua txoj kev, lossis ib qho kev ywj pheej coefficient siv rau txhua qhov channel.
Qhov kev xaiv no tso cai rau tus neeg siv los txheeb xyuas seb cov coefficients puas sib npaug. Yog tias qhov no tau kuaj xyuas, tsuas yog ib nrab ntawm tus lej ntawm cov coefficients (yog tias tus naj npawb ntawm cov kais dej yog khib, ib nrab tus nqi raug muab sib npaug mus rau tus lej siab dua tom ntej) yog nyeem los ntawm kev pib. file.
Yog tias qhov no raug kuaj xyuas, cov coefficients raug suav tias yog qhov tsis zoo symmetrical. Qhov ntawd yog qhov thib ob ib nrab ntawm cov coefficients sib npaug rau qhov tsis zoo ntawm qhov sib thooj thawj ib nrab coefficients.
Qhov kev xaiv no tso cai rau tus neeg siv los txheeb xyuas seb puas yog ib nrab band lim tau pom. Yog tias qhov no tau kuaj xyuas, tsuas yog ib nrab ntawm tus lej ntawm cov coefficients (yog tias tus lej ntawm cov kais dej yog khib, ib nrab tus nqi raug muab sib npaug rau cov lej siab dua tom ntej) yog nyeem los ntawm kev pib. file.
Qhov kev xaiv no tso cai rau tus neeg siv los txheeb xyuas cov radix rau cov coefficients hauv cov coefficients file. Rau cov zauv radix, cov txiaj ntsig tsis zoo muaj qhov ua ntej unary rho tawm kos npe. Rau hexadecimal (Hex) thiab binary radices, cov txiaj ntsig tsis zoo yuav tsum tau sau rau hauv 2 daim ntawv ntxiv uas siv raws nraim li ntau tus lej raws li teev los ntawm cov coefficients width parameter. Floating point coefficients yog teev nyob rau hauv daim ntawv . , qhov twg tus lej 'n' denote lub integer ib feem thiab tus lej 'd', qhov decimal. Cov txiaj ntsig ntawm qhov ntab taw tes coefficients yuav tsum ua raws li qhov dav ntawm Coefficients thiab Coefficients binary point txoj hauj lwm tsis. Rau example, if . yog 8.4 thiab Coefficients hom tsis tau kos npe, tus nqi ntawm cov coefficients yuav tsum nyob nruab nrab ntawm 0 thiab 11111111.1111 (255.9375).

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
Interface Item Coefficients File
Multiplier Multiplexing Factor
Tus naj npawb ntawm sysDSP Blocks hauv ib Kab

Kev piav qhia
Qhov kev xaiv no tso cai rau tus neeg siv qhia lub npe thiab qhov chaw ntawm cov coefficients file. Yog cov coefficients file tsis tau teev tseg, lub lim yog pib nrog lub neej ntawd coefficient teeb.
Qhov kev xaiv no tso cai rau tus neeg siv los txheeb xyuas qhov Multiplier Multiplexing Factor. Qhov kev ntsuas no yuav tsum tau teem rau 1 rau daim ntawv thov kev sib txuas tag nrho thiab rau tus nqi siab tshaj plaws txhawb nqa hauv kev sib txuas rau daim ntawv thov tag nrho.
Qhov kev ntsuas no tso cai rau tus neeg siv los qhia qhov siab tshaj plaws ntawm DSP multipliers los siv hauv DSP kab kom ua tiav qhov kev ua tau zoo. Rau example, yog hais tias lub hom phiaj ntaus ntawv muaj 20 multipliers nyob rau hauv ib tug DSP kab thiab tus tsim yuav tsum tau 22 multipliers, tus neeg siv yuav xaiv siv tag nrho cov 20 multipliers nyob rau hauv ib kab thiab ob tug multipliers nyob rau hauv lwm kab, los yog tsawg tshaj li 20 multipliers nyob rau hauv txhua kab (xws li 8. ), uas tuaj yeem ua haujlwm zoo dua. Multipliers kis thoob plaws qhov siab kawg ntawm peb DSP kab yuav raug siv nyob rau hauv ib qho piv txwv FIR. Qhov parameter no tsuas siv tau rau ntawm LatticeECP3 thiab ECP5 li.

5.2. I/O Specification Tab
Daim duab 5.2 qhia cov ntsiab lus ntawm I/O Specification tab.

Daim duab 5.2. I/O Specification Tab ntawm FIR Lim IP Core Interface

24 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

Table 5.3. I/O Specification Tab Interface Item
Input Data Type Input Data Width Input Data Binary Point Position Coefficients Hom Coefficients Width Coefficients Binary Point Position Output Width
Tso tawm Binary Points
Tshaj dhau
Rounding

FIR Lim IP Core Tus Neeg Siv Qhia
Kev piav qhia
Qhov kev xaiv no tso cai rau tus neeg siv los qhia meej cov ntaub ntawv tawm tswv yim raws li kos npe lossis tsis kos npe. Qhov kev xaiv no tso cai rau tus neeg siv los qhia meej cov ntaub ntawv tawm tswv yim twwiod'tsh.complement tus lej.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia qhov chaw ntawm binary point hauv cov ntaub ntawv nkag. Tus lej no qhia txog qhov chaw me ntsis ntawm qhov taw tes binary los ntawm LSB ntawm cov ntaub ntawv nkag. Yog tias tus lej yog xoom, lub ntsiab lus yog tom qab LSB, yog tias qhov zoo, nws yog rau sab laug ntawm LSB thiab yog tias tsis zoo, nws yog rau sab xis ntawm LSB.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia meej hom coefficients raws li kos npe lossis tsis kos npe. Yog tias hom kos npe, cov ntaub ntawv coefficient raug txhais raws li 2 tus lej ntxiv. Qhov kev xaiv no tso cai rau tus neeg siv los qhia qhov dav coefficients. Qhov kev xaiv no tso cai rau tus neeg siv los qhia qhov chaw ntawm binary point hauv cov coefficients. Tus lej no qhia txog qhov me ntsis ntawm qhov taw tes binary los ntawm LSB ntawm cov coefficients. Yog tias tus lej yog xoom, lub ntsiab lus yog tom qab LSB; Yog tias qhov zoo, nws yog rau sab laug ntawm LSB thiab yog tias tsis zoo, nws yog rau sab xis ntawm LSB.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia meej cov ntaub ntawv tso zis dav. Qhov siab tshaj plaws tag nrho cov zis dav dav yog txhais los ntawm Max Output Width = Input data width + Coefficients width +ceil (Log2(Number of kais/Interpolation factor)). Cov tub ntxhais cov zis feem ntau yog ib feem ntawm tag nrho cov kev tso zis ntau qhov sib npaug rau qhov Output dav thiab muab rho tawm raws li qhov sib txawv binary point txoj hauj lwm tsis. Cov hom ntawv rau sab hauv tag nrho precision tso zis yog tso tawm raws li cov ntawv zoo li qub ntawm ib sab ntawm cov zis dav tswj hauv lub interface. Cov hom ntawv yog tso tawm raws li WF, qhov twg W yog tag nrho precision tso zis dav thiab F yog qhov chaw ntawm binary point los ntawm LSB ntawm tag nrho precision tso zis, suav rau sab laug. Rau example, yog WF yog 16.4, ces tus nqi tso zis yuav yog yyyyyyyyyyyyyy.yyyy hauv binary radix.For exampib, 110010010010.0101.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia qhov me ntsis txoj hauj lwm ntawm qhov taw tes binary los ntawm LSB ntawm qhov tseeb core tso zis. Yog tias tus lej yog xoom, lub ntsiab lus yog tom qab LSB, yog tias qhov zoo, nws yog rau sab laug ntawm LSB thiab yog tias tsis zoo, nws yog rau sab xis ntawm LSB. Tus lej no, ua ke nrog qhov ntsuas qhov ntsuas qhov dav, txiav txim siab yuav ua li cas cov txiaj ntsig cov txiaj ntsig tau muab rho tawm los ntawm qhov tseeb tag nrho cov zis tawm. Qhov kev tswj xyuas qhov ntsuas qhov ntsuas tau dhau los thiab Rounding yog siv raws li thaum MSBs thiab LSBs raug muab pov tseg los ntawm qhov tseeb tag nrho cov zis tawm.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia meej tias hom kev tswj dej ntws yuav siv li cas. Qhov kev ntsuas no muaj nyob rau thaum- puas muaj qhov yuav tsum tau tso qee qhov MSBs los ntawm qhov tseeb tso tawm. Yog tias qhov kev xaiv yog Saturation, tus nqi tso tawm yog txiav mus rau qhov siab tshaj plaws, yog tias qhov zoo lossis qhov tsawg kawg nkaus, yog qhov tsis zoo, thaum muab MSBs pov tseg. Yog tias qhov kev xaiv yog qhwv-ncig, MSBs tsuas yog muab pov tseg yam tsis tau kho.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia txog txoj kev sib tw thaum muaj qhov yuav tsum tau tso ib lossis ntau dua LSBs los ntawm qhov tseeb tso tawm.

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
5.3. Implementation Tab
Daim duab 5.3 qhia cov ntsiab lus ntawm Kev Siv tab.

Daim duab 5.3. Kev Siv Tab ntawm FIR Lim IP Core Interface

Table 5.4. Implementation Tab Interface Item
Cov ntaub ntawv nco hom
Coefficient nco hom
Input Buffer Type Output Buffer Type Synchronous Reset (sr) Clock Enable (ce)
Optimization Synthesis Options

Kev piav qhia
Qhov kev xaiv no tso cai rau tus neeg siv los qhia meej xaiv hom kev nco uas yog siv los khaws cov ntaub ntawv. Yog tias qhov kev xaiv yog EBR, Lattice Embedded Block RAM nco yog siv los khaws cov ntaub ntawv. Yog tias qhov kev xaiv yog Distributed, nrhiav- rooj raws li faib nco yog siv los khaws cov ntaub ntawv. Yog tias "Auto" raug xaiv, EBR nco yog siv rau qhov loj me ntawm lub cim xeeb tob dua 128 qhov chaw thiab cov cim kev faib tawm yog siv rau tag nrho lwm yam nco. Yog tias hom kos npe, cov ntaub ntawv raug txhais ua ob tus lej ntxiv.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia txog hom kev nco uas yog siv los khaws cov coefficients. Yog tias qhov kev xaiv yog EBR, EBR nco yog siv los khaws cov coefficients. Yog tias qhov kev xaiv yog Distributed, cov cim faib tau siv los khaws cov coefficients. Yog tias Auto raug xaiv, EBR nco yog siv rau qhov loj me ntawm lub cim xeeb tob dua 128 qhov chaw thiab cov cim kev faib tawm yog siv rau tag nrho lwm yam nco.
Qhov kev xaiv no tso cai rau tus neeg siv los qhia meej hom kev nco rau qhov kev nkag tsis tau. Qhov kev xaiv no tso cai rau tus neeg siv los qhia meej hom cim xeeb rau cov zis tsis tawm.
Qhov kev xaiv no tso cai rau tus neeg siv los txheeb xyuas yog tias xav tau qhov chaw nres nkoj synchronous hauv IP. Synchronous reset teeb liab rov pib dua tag nrho cov npe hauv FIR lim IP core.
Qhov kev xaiv no tso cai rau tus neeg siv los txheeb xyuas yog tias xav tau lub moos qhib chaw nres nkoj hauv IP. Lub moos tswj tau siv tau rau kev txuag hluav taws xob thaum tsis siv cov tub ntxhais. Kev siv lub moos qhib qhov chaw nres nkoj nce kev siv cov peev txheej thiab tuaj yeem cuam tshuam qhov kev ua tau zoo vim tias muaj kev nce ntxiv.
Qhov kev xaiv no qhia txog txoj kev ua kom zoo. Yog tias Cheeb Tsam raug xaiv, cov tub ntxhais kawm tau zoo rau kev siv cov peev txheej qis dua. Yog tias qhov ceev raug xaiv, cov tub ntxhais kawm tau zoo rau kev ua tau zoo dua, tab sis nrog kev siv cov peev txheej ntau dua.
Lattice LSE lossis Synplify Pro

26 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia
6. IP Core Generation thiab ntsuam xyuas
Tshooj no muab cov ntaub ntawv qhia txog yuav ua li cas thiaj li tsim tau Lattice FIR Lim IP core siv ispLEVER software IPexpress cov cuab yeej suav nrog hauv pob zeb diamond lossis ispLEVER software, thiab yuav ua li cas suav nrog cov tub ntxhais hauv cov qauv tsim sab saum toj.
6.1. Daim ntawv tso cai IP Core
Daim ntawv tso cai IP core- thiab cov cuab yeej tshwj xeeb yuav tsum tau ua kom tag nrho, txwv tsis pub siv FIR Filter IP core hauv kev ua tiav, tsim qauv sab saum toj. Cov lus qhia yuav ua li cas thiaj li tau txais daim ntawv tso cai rau Lattice IP cores tau muab rau ntawm: http://www.latticesemi.com/products/intellectualproperty/aboutip/isplevercoreonlinepurchas.cfm Cov neeg siv tuaj yeem rub tawm thiab tsim FIR Filter IP core thiab ntsuas tag nrho cov tub ntxhais los ntawm kev ua haujlwm. simulation thiab kev siv (synthesis, map, qhov chaw thiab txoj kev) yam tsis muaj daim ntawv tso cai IP. FIR Filter IP core kuj txhawb Lattice's IP hardware ntsuam xyuas muaj peev xwm, uas ua rau nws muaj peev xwm tsim cov qauv ntawm IP core uas ua haujlwm hauv cov khoom siv rau lub sijhawm txwv (kwv yees li plaub teev) yam tsis tas yuav tsum muaj daim ntawv tso cai IP. Saib kom paub meej ntxiv. Txawm li cas los xij, yuav tsum muaj daim ntawv tso cai los ua kom lub sijhawm simulation, qhib qhov tsim hauv pob zeb diamond lossis ispLEVER EPIC cov cuab yeej, thiab tsim cov bitstreams uas tsis suav nrog kev ntsuas kho vajtse ncua sijhawm txwv.
6.2. Pib
FIR Filter IP core yog muaj rau rub tawm los ntawm Lattice's IP server siv IPexpress lossis Clarity Designer cuab yeej. Tus IP files tau txais kev teeb tsa siv ispUPDATE thev naus laus zis hauv txhua tus neeg siv khoom teev npe. Tom qab tus tub ntxhais IP tau teeb tsa, tus tub ntxhais IP yuav muaj nyob hauv IPexpress Interface lossis Clarity Designer cuab yeej. IPexpress tool interface dialog box rau FIR Filter IP core yog qhia hauv daim duab 6.1. Txhawm rau tsim kom muaj ib qho kev teeb tsa IP tshwj xeeb, tus neeg siv qhia meej: · Txoj Haujlwm Txoj Kev mus rau cov npe uas tus IP tsim files yuav nyob. · File Lub npe tus neeg siv lub npe muab rau tus tsim IP core thiab cov folders sib raug thiab files. · (Diamond) Module Output Verilog lossis VHDL. · Cov cuab yeej cuab yeej cuab tam tsev neeg uas tus IP yuav raug tsom (xws li LatticeXP2, LatticeECP3, thiab lwm yam). Tsuas yog
cov tsev neeg uas txhawb nqa cov tub ntxhais IP tshwj xeeb tau teev tseg. · Lub Npe Lub Npe Lub hom phiaj tshwj xeeb hauv tsev neeg cov cuab yeej xaiv.

Daim duab 6.1. IPexpress Dialog Box

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
Nco ntsoov tias yog tias lub cuab yeej IPexpress raug hu los ntawm hauv ib qhov project uas twb muaj lawm, Txoj Kev Txoj Kev, Module Output, Device Family thiab Part Name default to the project parameters. Xa mus rau IPexpress cov cuab yeej online pab rau cov lus qhia ntxiv. Txhawm rau tsim kev cai teeb tsa, tus neeg siv nyem lub pob Customize hauv IPexpress lub cuab yeej sib tham los tso saib FIR Lim IP core Configuration interface, raws li qhia hauv daim duab 6.2. Los ntawm lub dialog box no, tus neeg siv tuaj yeem xaiv tus IP parameter xaiv tshwj xeeb rau lawv daim ntawv thov. Xa mus rau Parameter Chaw kom paub ntau ntxiv ntawm FIR Filer IP core parameter nqis.

Daim duab 6.2. Configuration Dialog Box
Clarity Designer tool interface dialog box rau FIR Filter IP core yog qhia hauv daim duab 6.3. · Tsim Clarity tsim tshiab Xaiv los tsim ib qho tshiab Clarity Design project directory uas FIR IP core yuav yog
tsim tawm. · Tsim Qhov Chaw Clarity Tsim qhov project directory Path. · Tsim Lub Npe Clarity Tsim lub npe qhov project. · HDL Output Hardware Description Language Output Format (Verilog lossis VHDL). · Qhib Clarity design Qhib qhov project Clarity Design uas twb muaj lawm. · Tsim File Lub npe ntawm qhov project Clarity Design uas twb muaj lawm file nrog .sbx extension.

Daim duab 6.3. Clarity Designer Tool Dialog Box

28 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia
Lub Clarity Designer Catalog tab yog qhia hauv daim duab 6.4. Txhawm rau tsim FIR IP core configuration, nyem ob npaug rau lub npe IP hauv Catalog tab.

Daim duab 6.4. Clarity Designer Catalog Tab
Hauv Fir Filter dialog box qhia hauv daim duab 6.5, qhia cov hauv qab no: · Instance Name Lub npe piv txwv ntawm FIR IP core.

Daim duab 6.5. Fir Filter Dialog Box
Nco ntsoov tias yog cov cuab yeej Clarity Designer raug hu los ntawm hauv ib qhov project uas twb muaj lawm, Tsim Qhov Chaw, Tsev Neeg Ntaus Ntawv, thiab Lub Npe Lub Npe ua rau lub luag haujlwm tsis ua haujlwm. Xa mus rau Clarity Designer cov cuab yeej online pab rau cov lus qhia ntxiv. Txhawm rau tsim cov kev cai teeb tsa, nyem lub pob Customize hauv Clarity Designer tool dialog box los tso saib FIR IP core Configuration interface, raws li qhia hauv daim duab 6.6. Los ntawm lub dialog box no, tus neeg siv tuaj yeem xaiv tus IP parameter xaiv tshwj xeeb rau lawv daim ntawv thov. Xa mus rau Parameter Settings kom paub ntau ntxiv ntawm FIR parameter nqis.

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia

Daim duab 6.6. IP Configuration Interface

30 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia
6.3. IPexpress-Tsim Files thiab Top Level Directory Structure
Thaum tus neeg siv nyem lub pob Tsim, tus IP tseem ceeb thiab txhawb nqa files yog generated nyob rau hauv daim ntawv teev cov Project Path directory. Lub directory qauv ntawm generated files yog qhia hauv daim duab 6.7.

Daim duab 6.7. FIR Lim IP Core Generated Directory Structure

Tus tsim ntws rau IP tsim nrog lub cuab yeej IPexpress siv cov khoom siv tom qab kev sib txuas (NGO) rau kev sib txuas thiab cov qauv tiv thaiv rau kev simulation. Tom qab-synthesized module yog customized thiab tsim thaum lub sij hawm lub IPexpress cuab tam tiam.
Table 6.1 muab cov npe ntawm tus yuam sij files tsim los ntawm cov cuab yeej IPexpress. Cov npe ntawm feem ntau ntawm cov tsim files raug kho raws li tus neeg siv lub npe module teev nyob rau hauv lub cuab yeej IPexpress. Cov files qhia hauv Table 6.1 yog tag nrho cov files tsim nyog los siv thiab txheeb xyuas FIR Filter IP core hauv cov qauv tsim sab saum toj.

Table 6.1. File Sau npe File

Kev piav qhia

_ inst.v

Qhov no file muab ib qho piv txwv template rau tus IP.

Qhov no file muab lub wrapper rau FIR core rau simulation.

_ ib.v

Qhov no file muab tus qauv coj tus cwj pwm simulation rau FIR core.

_bb.v

Qhov no file muab cov synthesis black box rau cov neeg siv cov synthesis.

.npo

Ngo files muab cov synthesized IP core.

.lpc ib .ipx ib
pmi_*.ngo *.rom

Qhov no file muaj cov cuab yeej siv IPexpress siv los tsim lossis hloov kho cov tub ntxhais hauv IPex- xovxwm cuab yeej. IPexpress pob file (Pob zeb xwb). Qhov no yog lub thawv uas tuav cov ntaub ntawv xa mus rau tag nrho cov ntsiab lus ntawm cov tub ntxhais tsim IP tsim nyog los txhawb kev simulation, synthesis thiab kev siv. Cov tub ntxhais IP tuaj yeem suav nrog hauv tus neeg siv tus qauv tsim los ntawm kev xa tawm qhov no file mus rau qhov cuam tshuam pob zeb diamond project.
Ib lossis ntau dua files siv synthesized nco modules siv nyob rau hauv tus IP core.
Qhov no file muab lim coefficient nco pib cov ntaub ntawv.

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia

Cov nram qab no ntxiv files muab IP core tiam cov ntaub ntawv tseem ceeb tau tsim nyob rau hauv Project Path directory: · _generate.tcl Ib TCL scripts uas tuaj yeem tsim dua IP los ntawm kab hais kom ua. · _generate.log Synthesis thiab daim ntawv qhia cav file. · _gen.log IPexpress IP tiam cav file.
6.4. Instantiating lub Core
Cov tsim FIR Filter IP core pob suav nrog lub thawv dub ( _bb.v) and instance ( _inst.v) cov qauv uas tuaj yeem siv los ua qhov tseem ceeb hauv cov qauv tsim sab saum toj. Ib examplos ntawm RTL cov neeg siv khoom ntawm RTL.fr file uas tuaj yeem siv los ua tus qauv instantiation rau IP core yog muab rau hauv fir_eval srcrtltop ua. Koj tuaj yeem siv qhov kev siv saum toj kawg nkaus no ua tus qauv pib rau qib sab saum toj rau lawv cov qauv tsim. Los ntawm kev rov tsim dua tus tub ntxhais IP nrog lub cuab yeej Clarity Designer, koj tuaj yeem hloov kho ib qho ntawm cov kev xaiv tshwj xeeb rau qhov piv txwv IP uas twb muaj lawm. Los ntawm kev tsim ib qho IP core nrog Clarity Designer cuab tam, koj tuaj yeem tsim (thiab hloov kho yog tias xav tau) tus IP tshiab nrog rau LPC / IPX teeb tsa uas twb muaj lawm file.
6.5. Khiav Functional Simulation
Simulation kev txhawb nqa rau FIR Lim IP core yog muab rau Aldec Active-HDL (Verilog thiab VHDL) simulator, Mentor Graphics ModelSim simulator. Kev ua haujlwm simulation suav nrog kev teeb tsa-kev coj tus cwj pwm tshwj xeeb ntawm FIR Lim IP core. Lub rooj ntev zaum ntsuas qhov chaw txhawb rau lub hauv paus, thiab saib xyuas cov khoom tawm los ntawm cov tub ntxhais. Cov pob khoom tsim tawm IP tseem ceeb suav nrog cov qauv kev coj ua tshwj xeeb ( _beh.v) rau kev ua haujlwm simulation hauv Project Path root directory. Cov ntawv simulation txhawb nqa ModelSim kev ntsuam xyuas simulation yog muab rau hauv fir_eval simmodelsimscripts. Cov ntawv simulation txhawb nqa Aldec kev ntsuas simulation yog muab rau hauv fir_eval simaldecscripts. Ob leeg Modelsim thiab Aldec simulation tau txais kev txhawb nqa ntawm lub rooj ntev zaum files muab rau hauv fir_evaltestbench. Cov qauv tsim nyog rau kev simulation tau muab rau hauv cov qauv sib thooj. Txhawm rau khiav Aldec kev ntsuas simulation: 1. Qhib Active-HDL. 2. Nyob rau hauv cov cuab yeej tab, xaiv Execute Macro. 3. Xauj rau folder fir_eval simaldecscripts thiab ua ib qho ntawm cov ntawv sau qhia. Txhawm rau khiav Modelsim kev ntsuam xyuas simulation: 1. Qhib ModelSim. 2. Hauv qab File tab, xaiv Change Directory thiab xaiv lub nplaub tshev
fir_eval simmodelsimscripts. 3. Nyob rau hauv cov cuab yeej tab, xaiv Execute Macro thiab khiav ModelSim ua tsab ntawv qhia. Nco tseg: Thaum lub simulation tiav, lub qhov rai pop-up tshwm nug Koj puas paub tseeb tias koj xav ua kom tiav? Xaiv Tsis yog los txheeb xyuas cov txiaj ntsig. Xaiv Yes kaw ModelSim.
6.6. Synthesizing thiab Implementing the Core in a Top-Level Design
FIR Filter IP core nws tus kheej yog synthesized thiab muab rau hauv NGO hom thaum cov tub ntxhais yog tsim los ntawm IPexpress. Koj tuaj yeem muab cov tub ntxhais sib txuas hauv koj tus kheej cov qauv tsim sab saum toj los ntawm instantiating cov tub ntxhais hauv koj qib siab file raws li tau piav qhia hauv Instantiating Core thiab tom qab ntawd muab cov qauv tsim tag nrho nrog Synplify lossis Precision RTL Synthesis. Cov ntawv hauv qab no piav qhia txog kev ntsuas kev ua haujlwm ntws rau Windows platforms. Qhov ntws rau Linux thiab UNIX platforms tau piav qhia hauv Readme file suav nrog IP core. Cov theem sab saum toj file _top.v yog muab rau hauv fir_eval srcrtltop ua. Push-khawm kev siv ntawm qhov kev siv tsim yog txhawb los ntawm qhov project file .ldf nyob rau hauv fir_eval implsynplify. Txhawm rau siv qhov project no file hauv pob zeb diamond:

32 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia

1. Xaiv File > Qhib > Project. 2. Xauj rau fir_eval implsynplify hauv Open Project dialog box. 3. Xaiv thiab qhib _.ldf ib. Hauv qhov no, tag nrho cov files xav tau los txhawb cov txheej txheem sab saum toj thiab
kev siv yuav raug xa mus rau qhov project. 4. Xaiv cov txheej txheem tab nyob rau sab laug tes interface qhov rais. 5. Ua tiav cov qauv tsim los ntawm tus qauv pob zeb diamond interface ntws.
6.7. Kev ntsuas kho vajtse
FIR Filter IP core txhawb nqa Lattice's IP hardware ntsuam xyuas muaj peev xwm, uas ua rau nws muaj peev xwm tsim cov qauv ntawm IP core uas ua haujlwm hauv cov khoom siv rau lub sijhawm txwv (kwv yees li plaub teev) yam tsis tas yuav yuav daim ntawv tso cai IP. Nws kuj tseem tuaj yeem siv los ntsuas qhov tseem ceeb hauv cov khoom siv kho mob hauv cov neeg siv cov qauv tsim. Lub peev xwm ntsuas kho vajtse tuaj yeem qhib / xiam oob khab hauv Properties menu ntawm Build Database teeb hauv Pob Zeb Diamond Project Navigator.
6.7.1 ib. Enabling Hardware ntsuam xyuas hauv Pob Zeb Diamond
Txhawm rau txhawm rau ntsuas kho vajtse hauv pob zeb diamond, xaiv qhov Project> Active Strategy> Txhais Cov Qauv Tsim. Lub peev xwm ntsuas kho vajtse tuaj yeem qhib / xiam oob khab hauv Strategy dialog box. Nws yog enabled los ntawm lub neej ntawd.

6.8. Hloov kho / Rov tsim dua IP Core
Los ntawm kev rov tsim dua tus tub ntxhais IP nrog lub cuab yeej IPexpress, koj tuaj yeem hloov kho ib qho ntawm nws qhov chaw suav nrog: hom ntaus ntawv, tsim qauv nkag, thiab ib qho ntawm cov kev xaiv tshwj xeeb rau tus tub ntxhais IP. Kev tsim dua tshiab tuaj yeem ua tau los hloov kho tus tub ntxhais IP uas twb muaj lawm lossis tsim ib qho tshiab tab sis zoo sib xws.

6.8.1 ib. Regenerating tus IP Core hauv Pob Zeb Diamond
Txhawm rau rov tsim dua IP core hauv pob zeb diamond:
1. Hauv IPexpress, nyem lub pob Rov tsim dua. 2. Nyob rau hauv Regenerate view ntawm IPexpress, xaiv qhov chaw IPX file ntawm module lossis IP koj xav rov tsim dua. 3. IPexpress qhia cov chaw tam sim no rau lub module lossis IP hauv lub thawv Source. Ua koj qhov chaw tshiab hauv Lub Hom Phiaj
lub thawv. 4. Yog hais tias koj xav tsim ib tug tshiab txheej ntawm files hauv qhov chaw tshiab, teeb tsa qhov chaw tshiab hauv IPX Lub Hom Phiaj File lub thawv. Lub hauv paus
ntawm file lub npe yuav yog lub hauv paus ntawm tag nrho cov tshiab file npe. Lub Hom Phiaj IPX File yuav tsum xaus nrog .ipx extension. 5. Nyem Regenerate. Lub module lub dialog box qhib qhia cov kev xaiv tam sim no. 6. Nyob rau hauv lub module dialog box, xaiv cov kev xaiv uas xav tau.
Yog xav paub ntxiv txog cov kev xaiv, nyem Pab. Tsis tas li ntawd, tshawb xyuas txog tab hauv IPexpress rau kev txuas mus rau cov ntawv sau thiab cov lus qhia siv. IP yuav tuaj nrog cov ntaub ntawv ntxiv.
Raws li cov kev xaiv hloov pauv, daim duab schematic ntawm lub module hloov pauv los qhia txog I / O thiab cov cuab yeej cuab tam uas qhov module xav tau.
7. Txhawm rau import cov module rau hauv koj qhov project, yog tias nws tseem tsis tau muaj, xaiv Ntshuam IPX rau Pob Zeb Diamond Project (tsis muaj nyob rau hauv hom stand-alone).
8. Nyem Tsim. 9. Kos lub Generate Log tab los xyuas cov lus ceeb toom thiab yuam kev. 10. Nyem Kaw. IPexpress pob file (.ipx) txhawb nqa los ntawm Pob Zeb Diamond tuav cov ntaub ntawv xa mus rau tag nrho cov ntsiab lus ntawm cov tub ntxhais IP generated yuav tsum tau los txhawb kev simulation, synthesis thiab kev siv. Cov tub ntxhais IP tuaj yeem suav nrog hauv tus neeg siv tus qauv tsim los ntawm kev xa cov .ipx file mus rau qhov cuam tshuam pob zeb diamond project. Txhawm rau hloov qhov kev xaiv qhov chaw ntawm ib qho module lossis IP uas twb muaj nyob rau hauv ib txoj haujlwm tsim, ob-nias lub module's .ipx file hauv File Sau npe view. Qhov no qhib IPexpress thiab module lub dialog box uas qhia cov kev xaiv tam sim no. Ces mus rau theem 6 saum toj no.

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
6.9. Rov tsim dua tus IP Core hauv Clarity Designer Tool
Txhawm rau rov tsim dua tus IP tseem ceeb hauv Clarity Designer: 1. Hauv Clarity Designer Builder tab, nyem rau ntawm tus IP uas twb muaj lawm thiab xaiv Config. 2. Nyob rau hauv lub module dialog box, xaiv cov kev xaiv uas xav tau.
Yog xav paub ntxiv txog cov kev xaiv, nyem Pab. Koj tuaj yeem nyem rau ntawm tab nyob rau hauv Clarity Designer qhov rai rau kev txuas mus rau cov ntawv sau thiab cov lus qhia siv. Tus IP yuav tuaj nrog cov ntaub ntawv ntxiv. Raws li cov kev xaiv hloov pauv, daim duab schematic ntawm lub module hloov pauv los qhia I / O thiab cov cuab yeej cuab tam uas qhov module xav tau. 3. Nyem Configure.
6.10.Recreating IP Core hauv Clarity Designer Tool
Txhawm rau rov tsim dua tus IP tseem ceeb hauv Clarity Designer: 1. Hauv Clarity Designer nyem lub Catalog tab. 2. Nyem qhov Ntshuam IP tab (nyob rau hauv qab ntawm lub view). 3. Nyem Saib. 4. Hauv Qhib IPX File dialog box, xauj rau .ipx lossis .lpc file ntawm lub module. Siv .ipx yog tias muaj. 5. Nyem Qhib. 6. Ntaus lub npe rau Lub Hom Phiaj Piv Txwv. Nco ntsoov tias lub npe piv txwv no yuav tsum tsis yog tib yam li ib yam ntawm cov uas twb muaj lawm 7. IP piv txwv hauv qhov project Clarity Designer tam sim no. 8. Nyem Ntshuam. Lub module lub dialog box qhib. 9. Nyob rau hauv lub dialog box, xaiv cov kev xaiv uas xav tau.
Yog xav paub ntxiv txog cov kev xaiv, nyem Pab. Koj kuj tseem tuaj yeem tshawb xyuas txog tab hauv Clarity Designer qhov rai rau kev txuas mus rau cov ntawv sau thiab cov lus qhia siv. Tus IP yuav tuaj nrog cov ntaub ntawv ntxiv. Raws li cov kev xaiv hloov pauv, daim duab schematic ntawm lub module hloov pauv los qhia cov chaw nres nkoj thiab cov cuab yeej cuab tam uas cov module xav tau. 10. Nyem Configure.

34 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

Cov ntaub ntawv
· LatticeXP2TM Family Data Sheet (DS1009) · LatticeECP3TM Family Data Sheet (DS1021) · ECP5TM and ECP5-5GTM Family Data Sheet (FPGA-DS-12012)

FIR Lim IP Core Tus Neeg Siv Qhia

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia
Kev Pabcuam Kev Pabcuam
Xa ib rooj plaub kev txhawb nqa los ntawm www.latticesemi.com/techsupport.

36 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

FIR Lim IP Core Tus Neeg Siv Qhia

Daim Ntawv Ntxiv A. Kev Siv Khoom Siv
Cov ntawv txuas ntxiv no muab cov ntaub ntawv siv peev txheej rau Lattice FPGAs siv FIR IP core. Cov kev teeb tsa IP uas qhia hauv tshooj no tau tsim los siv IPexpress software cuab yeej thiab Clarity Designer cuab yeej. IPexpress thiab Clarity Designer yog Lattice IP configuration utility, thiab suav nrog raws li tus qauv feature ntawm pob zeb diamond tsim cuab yeej. Cov ntsiab lus hais txog kev siv IPexpress thiab Clarity Designer tuaj yeem pom hauv IPexpress, Clarity Designer thiab Pob Zeb Diamond pab tshuab. Yog xav paub ntxiv txog cov cuab yeej tsim pob zeb diamond, mus saib Lattice web qhov chaw ntawm: www.latticesemi.com/software.

LatticeECP3 Devices

Table A.1. Kev ua tau zoo thiab kev siv peev txheej (LatticeECP3)*

IPexpress Tus Neeg Siv-Configurable Hom 4 raws, 64 tus kais dej, sib npaug sib npaug 64

Daim Hlais 134

TIAB SA 254

Sau npe 222

DSP Slices 4

sysMEM EBRs
2

fMAX (MHz) 227

1 channel, 32 tus kais dej, sib npaug sib npaug 1

155

148

207

1 channel, 32 tus kais dej, sib npaug sib npaug 4

260

238

482

153

* Ceeb Toom: Kev ua tau zoo thiab kev siv cov yam ntxwv yog tsim los rau lub hom phiaj LFE3-150EA-6FN672C siv Lattice Diamond 3.10.2 thiab Synplify Pro D-2013.09L beta software. Kev ua tau zoo yuav txawv thaum siv tus IP no hauv qhov sib txawv, ceev lossis qib hauv LatticeECP3 tsev neeg lossis hauv cov software sib txawv.

Ordering Part Number

Qhov Ordering Part Number (OPN) rau FIR Lim IP Core aiming LatticeECP3 li FIR-COMP-E3-U4.

LatticeXP2 Devices

Table A.2. Kev ua tau zoo thiab kev siv peev txheej (LatticeXP2)*

IPexpress Tus Neeg Siv-Configurable Hom 4 raws, 64 tus kais dej, sib npaug sib npaug 64

Daim Hlais 105

TIAB SA 204

Sau npe 165

18 × 18 Multipliers
1

sysMEM EBRs
1

fMAX (MHz) 197

1 channel, 32 tus kais dej, sib npaug sib npaug 1

211

418

372

189

1 channel, 32 tus kais dej, sib npaug sib npaug 4

159

272

304

207

* Ceeb Toom: Kev ua tau zoo thiab kev siv cov yam ntxwv yog tsim los rau lub hom phiaj LFXP2-40E-7F672C siv Lattice Diamond 3.10.2 thiab Synplify Pro D-2013.09L beta software. Kev ua tau zoo yuav txawv thaum siv tus IP no hauv qhov sib txawv, ceev lossis qib hauv LatticeXP2 tsev neeg lossis hauv cov software sib txawv.

Ordering Part Number

Qhov Ordering Part Number (OPN) rau FIR Lim IP Core aiming LatticeXP2 li FIR-COMP-X2-U4.

ECP5 Devices

Tab A.3. Kev ua tau zoo thiab kev siv peev txheej (LFE5U)*

Clarity User-Configurable Mode 4 channels, 64 taps, multiplier multiplexing 64

Daim Hlais 129

TIAB SA 248

Sau npe

DSP Slices

sysMEM EBRs

222

fMAX (MHz)
211

1 channel, 32 tus kais dej, sib npaug sib npaug 1

151

148

264

1 channel, 32 tus kais dej, sib npaug sib npaug 4

260

239

482

177

* Ceeb Toom: Kev ua tau zoo thiab kev siv cov yam ntxwv yog tsim los ntawm LFE5UM-85F-8MG756I siv Lattice Diamond 3.10.2 thiab Synplify Pro F-2013.09L beta software. Thaum siv cov tub ntxhais IP no hauv qhov sib txawv, ceev, lossis qib hauv ECP5 cov cuab yeej siv tsev neeg lossis hauv cov khoom siv sib txawv, kev ua haujlwm yuav txawv.

Ordering Part Number

Qhov Ordering Part Number (OPN) rau FIR Lim IP Core targeting ECP5 li yog FIR-COMP-E5-U.

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

FIR Lim IP Core Tus Neeg Siv Qhia

Kev kho keeb kwm
Hloov kho 1.6, Lub Rau Hli 2021 Nqe Lus Qhia Ua Haujlwm

Hloov Summary Hloov tshiab cov ntsiab lus hauv Reloadable Coefficients seem.

Hloov kho 1.5, Lub Rau Hli 2018 Tshooj Txhua Qhov Kev Taw Qhia Cov Lus Qhia Ceev Cov Lus Qhia Ua Haujlwm
Parameter Chaw
IP Core Generation thiab Kev Ntsuam Xyuas
Daim Ntawv Ntxiv A. Kev Pabcuam Kev Siv Kev Pabcuam Kev Pabcuam

Hloov cov ntsiab lus
· Hloov tus lej ntawm IPUG79 rau FPGA-IPUG-02043.
· Cov ntsiab lus tshiab.
· Kev hloov kho dav dav rau cov lus ceev ceev.
· Tshem tawm cov kab, “Hauv ECP5, txhawb kev kub ceev. Rau qis ceev, kev txhawb nqa rau ib nrab-band lim. "
· Hloov kho daim duab 4.1. Sab saum toj-Level Interface rau FIR Lim IP Core. · Hloov kho qhov sib npaug hauv FIR Lim Architecture. · Hloov kho daim duab 4.7 kab lus. · Hloov tshiab Coefficients Specification section. · Hloov tshiab Table 4.2 nyob rau hauv cov lus piav qhia ntawm lub teeb liab. · Hloov tshiab Interfacing nrog FIR Lim IP Core seem. · Ntxiv Lattice ECP3 thiab ECP5 nyob rau hauv seem Sijhawm Specifications.
· Hloov tshiab Table 5.1. Parameter Specifications rau FIR Lim IP Core. · Hloov kho daim duab 5.1. Architecture Tab ntawm FIR Lim IP Core Interface. · Hloov tshiab Table 5.2. Architecture Tab. · Hloov tshiab Table 5.4. Implementation Tab. Ntxiv Synthesis Options piav qhia.
· Hloov kho daim duab 6.1. IPexpress Dialog Box. · Hloov kho daim duab 6.2. Configuration Dialog Box. · Hloov kho daim duab 6.3. Clarity Designer Tool Dialog Box. · Hloov kho daim duab 6.4. Clarity Designer Catalog Tab. · Hloov kho daim duab 6.5. Fir Filter Dialog Box. · Hloov kho daim duab 6.6. IP Configuration Interface. · Hloov kho daim duab 6.7. FIR Lim IP Core Generated Directory Structure.
· Hloov tshiab Table A.1. Kev ua tau zoo thiab kev siv peev txheej (LatticeECP3)*. · Hloov tshiab Table A.2. Kev ua tau zoo thiab kev siv peev txheej (LatticeXP2)*. · Hloov tshiab Table A.3. Kev Ua Haujlwm thiab Kev Siv Khoom Siv (LFE5U)*.
· Hloov tshiab.

Hloov kho 1.4, Tsib Hlis 2018 Tshooj Txhua

Hloov cov ntsiab lus
· Ntxiv kev txhawb nqa rau ECP5 FPGA tsev neeg. · Cov ntaub ntawv hloov tshiab nrog lub tuam txhab logo tshiab. · Hloov kho cov ntaub ntawv txhawb nqa.

Hloov kho 1.3, Tsib Hlis 2011 Tshooj Txhua

Hloov Summary · Ntxiv kev txhawb nqa rau cov sib npaug hauv ntau DSP kab. · Hloov lub sijhawm hloov pauv rau qee qhov kev teeb tsa hauv LatticeECP3 li.

38 Downloaded los ntawm Arrow.com.

FPGA-IPUG-02043-1.6

Hloov kho 1.2, Lub Rau Hli 2010 Tshooj Txhua
Ceev Facts IP Core Generation thiab ntsuam xyuas

Hloov Summary · Ntxiv kev txhawb nqa rau pob zeb diamond software thoob plaws. · Muab cov ntaub ntawv faib ua tshooj. Ntxiv cov ntsiab lus. · Ntxiv cov ntaub ntawv ceev ceev. · Ntxiv cov ntsiab lus tshiab.

Hloov kho 1.1, Lub Plaub Hlis 2009 Tshooj Txhua

Hloov Summary · Ntxiv kev txhawb nqa rau LatticeECP3 FPGA tsev neeg. · Hloov kho cov ntawv ntxiv rau ispLEVER 7.2 SP1.

Hloov kho 1.0, Cuaj hlis 2008 Ntu Tag Nrho

Hloov Summary Thawj tso tawm.

FIR Lim IP Core Tus Neeg Siv Qhia

FPGA-IPUG-02043-1.6

Download tau los ntawm Arrow.com.

www.latticesemi.com

Cov ntaub ntawv / Cov ntaub ntawv

LATTICE FPGA-IPUG-02043-1.6 FIR Lim IP Core [ua pdf] Cov neeg siv phau ntawv qhia
FPGA-IPUG-02043-1.6 FIR Lim IP Core, FPGA-IPUG-02043-1.6, FIR Lim IP Core, Lim IP Core, IP Core, Tub ntxhais

Cov ntaub ntawv

Cov neeg siv phau ntawv

LATTICE FPGA-IPUG-02043-1.6 FIR Filter IP Core Tus Neeg Siv Qhia

FPGA-IPUG-02043-1.6 FIR Lim IP Core

Product Information:

Specifications:

Cov lus qhia siv khoom:

1. Taw qhia:

2. Ceev Facts:

LatticeXP2 Devices:

LatticeECP3 Devices:

LatticeECP5 Devices:

FAQ:

Q: Lub hom phiaj ntawm FIR Lim IP Core yog dab tsi?

Q: Cov tsev neeg FPGA twg tau txais kev txhawb nqa los ntawm FIR Filter IP
Core?

Q: Dab tsi tsim cov cuab yeej siv tau nrog FIR Lim IP
Core?

Q: Dab tsi yog qhov kev siv peev txheej rau FIR
Lim IP Core ntawm LatticeECP5 li?

Cov ntaub ntawv / Cov ntaub ntawv

Cov ntaub ntawv

Cia ib saib

Ncua tseg teb

FPGA-IPUG-02043-1.6 FIR Lim IP Core

Product Information:

Specifications:

Cov lus qhia siv khoom:

1. Taw qhia:

2. Ceev Facts:

LatticeXP2 Devices:

LatticeECP3 Devices:

LatticeECP5 Devices:

FAQ:

Q: Lub hom phiaj ntawm FIR Lim IP Core yog dab tsi?

Q: Cov tsev neeg FPGA twg tau txais kev txhawb nqa los ntawm FIR Filter IP Core?

Q: Dab tsi tsim cov cuab yeej siv tau nrog FIR Lim IP Core?

Q: Dab tsi yog qhov kev siv peev txheej rau FIR Lim IP Core ntawm LatticeECP5 li?

Cov ntaub ntawv / Cov ntaub ntawv

Cov ntaub ntawv

Cia ib saib

Ncua tseg teb

Q: Cov tsev neeg FPGA twg tau txais kev txhawb nqa los ntawm FIR Filter IP
Core?

Q: Dab tsi tsim cov cuab yeej siv tau nrog FIR Lim IP
Core?

Q: Dab tsi yog qhov kev siv peev txheej rau FIR
Lim IP Core ntawm LatticeECP5 li?