Intel UG-20093 ModelSim FPGA Edition Simulation

ModelSim* – Intel® FPGA Edition Simulation Quick-Start Intel® Quartus® Prime Pro Edition

Cov ntaub ntawv no qhia txog yuav ua li cas simulate Intel® Quartus® Prime Pro Edition tsim hauv ModelSim* - Intel FPGA Edition simulator. Tsim simulation xyuas koj tus qauv tsim ua ntej ntaus ntawv programming. Intel Quartus Prime software tsim simulation files rau kev txhawb nqa EDA simulators thaum lub sij hawm tsim muab tso ua ke.
Daim duab 1. ModelSim – Intel FPGA Edition

Kev tsim qauv simulation suav nrog tsim simulation files, compiling simulation qauv, khiav lub simulation, thiab viewhauv cov txiaj ntsig. Cov kauj ruam hauv qab no piav qhia txog qhov dej ntws no:

1. Qhib Example Design ntawm nplooj 4
2. Qhia meej EDA Tool Settings ntawm nplooj 4
3. Tsim ib lub Simulator Teeb Script Template ntawm nplooj 5
4. Hloov cov Simulator Teeb Tsab Ntawv ntawm nplooj 6
5. Sau thiab simulate tus tsim ntawm nplooj 8
6. View Teeb liab Waveforms ntawm nplooj 9
7. Ntxiv Cov Teeb Meem rau Kev Simulation ntawm nplooj 11
8. Rerun Simulation ntawm nplooj 12
9. Hloov Kho Simulation Testbench ntawm nplooj 12

Qhib Examptsim

PLL_RAM example tsim muaj xws li Intel FPGA IP cores los ua kom pom qhov yooj yim simulation ntws. Download tau example design files thiab qhib qhov project hauv Intel Quartus Prime software.
Nco tseg: Qhov Quick-Start no yuav tsum muaj kev nkag siab yooj yim ntawm cov lus piav qhia kho vajtse thiab Intel Quartus Prime tsim ntws, raws li Intel Quartus Prime Pro Edition Foundation Online Training piav qhia.

1. Download tau thiab unzip Quartus_Pro_PLL_RAM.zip tsim example.
2. Tua tawm Intel Quartus Prime Pro Edition software version 19.4 lossis tom qab ntawd.
3. Qhib tus example design project, nyem File ➤ Qhib Project, xaiv qhov project pll_ram.qpf file, thiab ces nias OK.

Daim duab 2. pll_ram Project hauv Intel Quartus Prime Pro Edition

Qhia meej EDA Tool Settings

Qhia meej EDA cov cuab yeej teeb tsa los tsim kev simulation files rau kev txhawb nqa simulators.

1. Hauv Intel Quartus Prime software, nyem Assignments ➤ Chaw ➤ EDA Tool Settings.
2. Hauv kev simulation, xaiv ModelSim-Intel FPGA ua lub npe cuab yeej. Khaws lub neej ntawd nqis rau Hom ntawv tso zis netlist thiab cov ntawv tso zis.

Tsim ib Simulator Teeb Script Template

Simulator teeb tsa scripts pab koj simulate tus IP cores hauv koj tus tsim. Ua raws li cov kauj ruam no los tsim cov neeg muag khoom tshwj xeeb simulator teeb tsa tus qauv rau IP modules hauv example design. Tom qab ntawd koj tuaj yeem kho tus qauv no rau koj lub hom phiaj simulation tshwj xeeb.

1. Txhawm rau sau cov qauv tsim, nyem Ua Haujlwm ➤ Pib muab tso ua ke. Lub qhov rais Messages qhia thaum muab tso ua ke tiav.
2. Nyem Cov cuab yeej ➤ Tsim Simulator Teeb Tsab Ntawv rau IP. Khaws cov ntaub ntawv tso tawm lub neej ntawd thiab Siv cov kev txheeb ze thaum twg ua tau teeb tsa rau cov ntawv teeb tsa file. Cov ntawv teeb tsa qauv tsim nyob rau hauv cov npe uas koj tau teev tseg.

Daim duab 3. Tsim Simulator Teeb Scripts IP Dialog Box

Hloov cov Simulator Teeb Tsab Ntawv

Hloov kho cov ntawv tsim simulator teeb tsa kom muaj cov lus txib tshwj xeeb uas simulate IP cores hauv qhov project.

1. Hauv cov ntawv nyeem, qhib qhov /PLL_RAM/mentor/msim_setup.tcl file.
2. Tsim cov ntawv tshiab file nrog lub npe mentor_example.do thiab txuag nws hauv /PLL_RAM/mentor/ directory.
3. Hauv msim_setup.tcl file, luam theej seem ntawm cov lej uas tau kaw nyob rau hauv TOP-LEVEL TEMPLATE - BEGIN thiab TOP-LEVEL TEMPLATE - END cov lus pom, thiab tom qab ntawd muab cov lej no tso rau hauv tus kws qhia tshiab_example.do file.
4. Nyob rau hauv lub mentor_example.do file, rho tawm ib phaus (#) cov cim ua ntej cov kab hauv qab no los pab kom muab tso ua ke cov lus txib:

Daim duab 4. Uncomment Highlighted Simulation Commands in the Script

1. Hloov cov kab hauv qab no hauv mentor_example.do script:

Table 1. Qhia qhov muaj nuj nqis hauv mentor_example.do Script

Hloov kab no	Nrog kab no
set QSYS_SIMDIR	../
vlog files>	vlog -vlog01compat -ua haujlwm../PLL_RAM.v vlog -vlog01compat -ua haujlwm ua haujlwm ../UP_COUNTER_IP/UP_COUNTER_IP.v vlog -vlog01compat -ua haujlwm ua haujlwm ../DOWN_COUNTER_IP/DOWN_COUNTER_IP.v vlog -vlog01compat -ua haujlwm../ClockPLL/ClockPLL.v vlog -vlog01compat -work work ../RAMhub/RAMhub.v vlog -vlog01compat -work work ../testbench_1.v
teeb TOP_LEVEL_NAME	teem TOP_LEVEL_NAME tb
khiav -a	ntxiv yoj * view qauv view signals khiav-tag nrho

1. Txuag lub /PLL_RAM/mentor/mentor_example.do file. Cov duab hauv qab no qhia tau hais tias mentor_example.do file tom qab kev hloov kho tiav lawm:

Daim duab 5. Ua tiav Sab saum toj-Qib IP Simulation Teeb Tsab Ntawv

Compile thiab Simulate tus Tsim

Khiav cov theem saum toj kawg nkaus mentor_example.do tsab ntawv nyob rau hauv ModelSim - Intel FPGA Edition software los sau thiab simulate koj tsim.

1. Tua tawm ModelSim - Intel FPGA Edition software. ModelSim - Intel FPGA Edition GUI teeb tsa cov ntsiab lus ntawm koj qhov kev sim rau hauv cov qhov rai thiab tabs sib cais.
2. Los ntawm PLL_RAM project directory, qhib lub testbench_1.v file. Ib yam li ntawd, qhib tus cob qhia/mentor_example.do file.
3. Txhawm rau tso saib lub qhov rais Transcript, nyem View ➤ Cov ntawv sau tseg. Koj tuaj yeem nkag mus rau cov lus txib rau ModelSim - Intel FPGA Edition ncaj qha rau hauv lub qhov rais sau ntawv.
4. Ntaus cov lus txib hauv qab no nyob rau hauv lub qhov rais Transcript thiab tom qab ntawd nias Enter: ua mentor_example.do

Tus tsim compiles thiab simulates, raws li koj specifications nyob rau hauv lub mentor_example.no script. Cov duab hauv qab no qhia txog ModelSim - Intel FPGA Edition simulator:

Daim duab 6. ModelSim – Intel FPGA Edition GUI

View Teeb liab Waveforms

Ua raws li cov kauj ruam no rau view Cov cim qhia hauv testbench_1.v simulation waveform:

1. Nyem qhov Wave qhov rais. Lub simulation waveform xaus ntawm 11030 ns, raws li testbench qhia. Lub qhov rais Wave teev cov CLOCK, WE, OFFSET, RESET_N, thiab RD_DATA cov cim.

Daim duab 7. ModelSim – Intel FPGA Edition Wave Window

1. Rau view cov teeb liab nyob rau sab saum toj-theem pll_ram.v tsim, nyem lub Sim tab. Lub Sim qhov rais synchronizes nrog cov khoom qhov rai.

Daim duab 8. ModelSim – Intel FPGA Edition Sim thiab Objects Windows

1. Rau view sab saum toj-theem module teeb liab, nthuav cov tb nplaub tshev nyob rau hauv cov khoom tab. Ib yam li ntawd, nthuav cov Test1 folder. Lub qhov rais Objects qhia UP_module, DOWN_module, PLL_module, thiab RAM_module signals.
2. Nyob rau hauv lub qhov rais Sim, nyem ib qho module hauv Test1 los tso saib cov module cov teeb liab hauv lub qhov rais Objects.
3. View lub tsev qiv ntawv simulation files nyob rau hauv lub qhov rais Library.

Daim duab 9. ModelSim – Intel FPGA Edition Library Window

Ntxiv Cov Teeb Meem rau Simulation

Lub CLOCK, WE, OFFSET, RESET_N, thiab RD_DATA cov teeb liab tau tshwm sim hauv Wave qhov rais vim tias cov qauv tsim saum toj kawg nkaus txhais cov I / O. Tsis tas li ntawd, koj tuaj yeem xaiv ntxiv cov teeb liab sab hauv rau qhov simulation.

1. Hauv cov khoom qhov rais, nrhiav qhov UP_module, DOWN_module, PLL_module, thiab RAM_module modules.
2. Hauv cov khoom qhov rais, xaiv RAM_module. Module lub inputs thiab outputs yog
3. tso saib.

Daim duab 10. Ntxiv cov teeb liab rau Wave Window

1. Txhawm rau ntxiv cov teeb liab sab hauv nruab nrab ntawm lub down-counter thiab dual-port RAM module, txoj cai-nias rdaddress thiab tom qab ntawd nyem Ntxiv Wave.
2. Txhawm rau ntxiv cov teeb liab sab hauv nruab nrab ntawm lub txee up-counter thiab dual-port RAM module, txoj cai-nias wraddress thiab tom qab ntawd nyem Ntxiv Wave. Xwb, koj tuaj yeem luag thiab xa cov teeb liab no los ntawm Objects qhov rais mus rau Wave qhov rais.
3. Txhawm rau tsim cov qauv waveforms rau cov cim tshiab uas koj ntxiv, nyem Simulate ➤ Khiav ➤ Mus ntxiv.

Rov qab simulation

Koj yuav tsum rov ua qhov simulation yog tias koj hloov pauv rau qhov simulation teeb tsa, xws li ntxiv cov teeb liab rau Wave qhov rais, lossis hloov kho testbench_1.v file. Ua raws li cov kauj ruam no kom rov pib simulation:

1. Hauv ModelSim - Intel FPGA Edition simulator, nyem Simulate ➤ Rov pib dua. Khaws cov kev xaiv ua ntej thiab nyem OK. Cov kev xaiv no tshem tawm cov waveforms thiab rov pib lub sijhawm simulation, thaum khaws cov cim tsim nyog thiab teeb tsa.
   Nco tseg: Xwb, koj tuaj yeem rov ua haujlwm /PLL_RAM/mentor/mentor_example.do tsab ntawv rov ua haujlwm simulation ntawm kab hais kom ua.
2. Nyem Simulate ➤ Khiav ➤ Khiav -tag nrho. The testbench_1.v file simulates raws li testbench specifications. Txhawm rau simulation txuas ntxiv, nyem Simulate ➤ Khiav ➤ Mus ntxiv. Cov lus txib no txuas ntxiv qhov simulation kom txog thaum koj nias lub khawm Nres.

Hloov kho Simulation Testbench

The testbench_1.v example testbench xeem tsuas yog ib qho tshwj xeeb ntawm cov xwm txheej thiab cov ntawv xeem. Koj tuaj yeem hloov kho qhov testbench_1.v file hauv ModelSim - Intel FPGA Edition simulator los sim lwm tus neeg mob thiab cov xwm txheej:

1. Qhib lub testbench_1.v file hauv ModelSim - Intel FPGA Edition simulator.
2. Right-click hauv testbench_1.v file kom paub meej tias cov file tsis tau teem rau Read Only.
3. Nkag mus thiab txuag ib qho kev ntsuas testbench ntxiv hauv testbench_1.v file.
4. Txhawm rau tsim cov qauv nthwv dej rau lub ntsuas ntsuas uas koj hloov kho, nyem Simulate ➤ Rov pib dua.
5. Nyem Simulate ➤ Khiav ➤ Khiav -tag nrho.

ModelSim – Intel FPGA Edition Simulation Quick-Start Revision History

Cov ntaub ntawv Version	Intel Quartus Prime Version	Hloov
2019.12.30	19.4	• Hloov kho cov kauj ruam thiab screenshots rau Intel Quartus Prime Pro Edition version 19.4. • Hloov tshiab tsim example file txuas thiab cov ntsiab lus.
2018.09.25	18.0	Kho syntax yuam kev hauv mentor_example.do Script.
2018.05.07	18.0	Tshem tawm cov kauj ruam tsis tsim nyog los ntawm Khiav Simulation ntawm Command Line txheej txheem.
2017.07.15	17.1	Kev tso tawm thawj zaug.

Intel Corporation. Txhua txoj cai. Intel, Intel logo, thiab lwm yam Intel cov cim yog cov cim lag luam ntawm Intel Corporation lossis nws cov koom haum. Intel lav kev ua tau zoo ntawm nws cov FPGA thiab cov khoom lag luam semiconductor rau cov kev qhia tshwj xeeb tam sim no raws li Intel tus qauv kev lees paub, tab sis muaj txoj cai los hloov cov khoom thiab cov kev pabcuam txhua lub sijhawm yam tsis muaj ntawv ceeb toom. Intel xav tias tsis muaj lub luag haujlwm lossis kev lav phib xaub uas tshwm sim los ntawm daim ntawv thov lossis siv cov ntaub ntawv, cov khoom lag luam, lossis cov kev pabcuam uas tau piav qhia hauv no tshwj tsis yog raws li tau pom zoo hauv kev sau ntawv los ntawm Intel. Intel cov neeg siv khoom tau qhia kom tau txais qhov tseeb version ntawm cov cuab yeej tshwj xeeb ua ntej tso siab rau cov ntaub ntawv tshaj tawm thiab ua ntej muab xaj rau cov khoom lossis cov kev pabcuam.

• Lwm lub npe thiab cov npe yuav raug lees paub tias yog cov cuab yeej ntawm lwm tus.

Cov ntaub ntawv / Cov ntaub ntawv

Intel UG-20093 ModelSim FPGA Edition Simulation [ua pdf] Cov neeg siv phau ntawv qhia UG-20093 ModelSim FPGA Edition Simulation, UG-20093, ModelSim FPGA Edition Simulation, FPGA Edition Simulation, Edition Simulation

Cov ntaub ntawv

• Cov neeg siv phau ntawv