Intel-logo

Intel FPGA Programmable Acceleration Card D5005

Intel.-FPGA-Programmable-Acceleration-Card-D5005-product

Malunga nolu xwebhu

Olu xwebhu luchaza ukufikelela ngokuthe ngqo kwimemori (i-DMA) i-Accelerator Functional Unit (AFU) ukuphunyezwa kunye nendlela yokwakha uyilo oluza kuqhutywa kwi-hardware okanye ngokulinganisa.

Abaphulaphuli ekujoliswe kubo

Abaphulaphuli ekujoliswe kubo baquka i-hardware okanye abaphuhlisi be-software abafuna i-Accelerator Function (AF) ukuze bakhusele idatha yendawo kwimemori eqhagamshelwe kwisixhobo se-Intel FPGA.

Iindibano

Iindibano zoXwebhu

Indibano Inkcazo
# Yandulela umyalelo obonisa umyalelo oza kungeniswa njengengcambu.
$ Ibonisa umyalelo oza kungeniswa njengomsebenzisi.
Le fonti Fileamagama, imiyalelo, namagama angundoqo ashicilelwe kulo mgca. Imigca yomyalelo emide ishicilelwe kulo mgca. Nangona imigca yomyalelo emide inokusonga kumgca olandelayo, ukubuya akuyonxalenye yomyalelo; sukucinezela ngenisa.
Ibonisa umbhalo wesibambi-ndawo ovela phakathi kwezibiyeli ze-engile kufuneka itshintshwe ngexabiso elifanelekileyo. Musa ukufaka izibiyeli ze-engile.

Izishunqulelo

Izishunqulelo

Izishunqulelo Ukwandiswa Inkcazo
AF Umsebenzi we-Accelerator Umfanekiso ohlanganisiweyo we-Accelerator we-Hardware omiliselwe kwi-FPGA logic ekhawulezisa usetyenziso.
AFU IYunithi eSebenzayo ye-Accelerator I-Hardware Accelerator iphunyezwe kwingqiqo yeFPGA ekhuphela umsebenzi wokubala kwisicelo esivela kwi-CPU ukuphucula ukusebenza.
API Ujongano lweNkqubo yokuSebenza Iseti yeenkcazo zendlela engaphantsi, iiprothokholi, kunye nezixhobo zokwakha usetyenziso lwesoftware.
I-CCI-P I-Core Cache Interface I-CCI-P lujongano olusemgangathweni olusetyenziswa zii-AFU ukunxibelelana nomamkeli.
I-DFH Isihloko soMsebenzi weSixhobo Yenza uludwe oludityanisiweyo lwemibhalo engasentla kwekhasi ukunika indlela eyandisiweyo yokongeza iimpawu.
iqhubekile...

Intel Corporation. Onke Amalungelo Agciniwe. I-Intel, ilogo ye-Intel, kunye nezinye iimpawu ze-Intel ziimpawu zorhwebo ze-Intel Corporation okanye iinkampani eziphantsi kwayo. I-Intel iqinisekisa ukusebenza kweFPGA yayo kunye neemveliso zesemiconductor kwiinkcukacha zangoku ngokuhambelana newaranti esemgangathweni ye-Intel, kodwa inelungelo lokwenza utshintsho kuzo naziphi na iimveliso kunye neenkonzo nangaliphi na ixesha ngaphandle kwesaziso. I-Intel ayithathi xanduva okanye ityala elivela kwisicelo okanye ukusetyenziswa kwalo naluphi na ulwazi, imveliso, okanye inkonzo echazwe apha ngaphandle kokuba kuvunyelwene ngokubhaliweyo yi-Intel. Abathengi be-Intel bayacetyiswa ukuba bafumane inguqulelo yamva nje yeenkcazo zesixhobo ngaphambi kokuba baxhomekeke kulo naluphi na ulwazi olupapashiweyo naphambi kokubeka iiodolo zeemveliso okanye iinkonzo. *Amanye amagama kunye neempawu zingabangwa njengempahla yabanye.

Izishunqulelo Ukwandiswa Inkcazo
I-FIM Umphathi we-FPGA Interface I-FPGA hardware equlethe iYunithi ye-FPGA Interface (FIU) kunye nojongano lwangaphandle lwememori, uthungelwano, njl.

I-Accelerator Function (AF) idibana neFIM ngexesha lokuqhuba.

I-FIU IYunithi yoNxibelelwano lweFPGA I-FIU ngumaleko wojongano lweqonga osebenza njengebhulorho phakathi kojongano lweqonga njengePCIe*, UPI kunye ne-AFU-side interfaces ezifana neCCI-P.
MPF Memory Properties Factory I-MPF siSisikelo soKwakha esiSiseko (BBB) ​​esinokusisebenzisa ii-AFUs ukubonelela ngemisebenzi ye-CCI-P yokubunjwa kwetrafikhi kwiitransekshini neFIU.

Uluhlu lweenkcazelo zokukhawuleza

I-Acceleration Stack ye-Intel® Xeon® CPU eneFPGAs Uluhlu lwamagama

Ixesha Ushunqulelo Inkcazo
I-Intel® Acceleration Stack ye-Intel Xeon® CPU eneFPGAs Isitaki sokukhawulezisa Ingqokelela yesoftware, i-firmware, kunye nezixhobo ezibonelela ngoqhagamshelo oluphuculweyo lokusebenza phakathi kwe-Intel FPGA kunye ne-Intel Xeon processor.
Intel FPGA Programmable Acceleration Card Intel FPGA PAC Ikhadi le-accelerator ye-PCIe FPGA.

Iqulethe iFPGA Interface Manager (FIM) edityaniswa ne-Intel Xeon processor phezu kwebhasi yePCIe.

  • I-DMA Accelerator yeYunithi eSebenzayo yeSikhokelo soMsebenzisi: Ikhadi le-Intel FPGA elinoLungiselelo lwe-D5005

DMA AFU Inkcazo

Intshayelelo

UFikelelo oluNgqo kwiMemori (DMA) AFU example ibonisa indlela yokulawula ugqithiso lwenkumbulo phakathi kweprosesa yenginginya kunye neFPGA. Unako ukudibanisa i-DMA AFU kuyilo lwakho ukuhambisa idata phakathi kwememori yenginginya kunye nememori ye-FPGA yendawo.I-DMA AFU iquka iimodyuli ezilandelayo:

  • Umzi-mveliso weePropati zeMemori (MPF) iBhloko yeSakhiwo esiSisiseko (BBB)
  • I-Core Cache Interface (CCI-P) ukuya kwi-Avalon® Memory-Mapped (Avalon-MM) Adapter
  • Inkqubo yoVavanyo ye-DMA equlethe i-DMA BBB

Ezi submodule zichazwe ngokubanzi kwisihloko se-DMA AFU Hardware Components ngezantsi.

Ulwazi olunxulumeneyo

  • I-DMA AFU Hardware Components kwiphepha lesi-6
  • IiNkcazelo ze-Avalon Interface

Ngolwazi oluthe kratya malunga neprotocol ye-Avalon-MM, kubandakanywa imizobo yexesha lokufunda nokubhala iintengiselwano.

I-DMA AFU Software Package

I-Intel Acceleration Stack ye-Intel Xeon CPU ene-FPGAs package file (*.tar.gz), iquka iDMA AFU example. Le example inikeza umqhubi wendawo yomsebenzisi. Umqhubi wesicelo usebenzisa lo mqhubi kangangokuba i-DMA ihambisa idatha phakathi komkhosi kunye nememori yeFPGA. I-hardware yokubini, imithombo, kunye nomqhubi wendawo yomsebenzisi ziyafumaneka kolu lawulo lulandelayo: $OPAE_PLATFORM_ROOT/hw/samples/dma_afu . Phambi kokuzama i-DMA AFU, kufuneka ufakele i-Open Programmable Acceleration Engine (OPAE) software package. Jonga ukuFakela iPhakheji yeSofthiwe ye-OPAE kwi-Intel yokuFakela iSitakhi esiKhawulezayo seSikhokelo sokuQala se-Intel FPGA eCwangcisiweyo sokuKhawuleza iKhadi le-D5005 lemiyalelo yokuhlohla. Esi Sikhokelo sokuQala ngokukhawuleza sikwabandakanya ulwazi olusisiseko malunga ne-Open Programmable Acceleration Engine (OPAE) kunye nokuqwalasela i-AFU. Emva kokufaka i-Open Programmable Acceleration Engine (OPAE) iphakheji yesofthiwe, njengokoample host isicelo kunye neDMA AFU umqhubi wendawo yomsebenzisi ziyafumaneka kolu lawulo lulandelayo: $OPAE_PLATFORM_ROOT/hw/samples/dma_afu/sw. Ukubaleka i-sample host isicelo, fpga_dma_test yakho Intel FPGA PAC D5005 hardware, bhekisa kumanyathelo akwicandelo Ukuqhuba i DMA AFU Example. Intel Corporation. Onke Amalungelo Agciniwe. I-Intel, ilogo ye-Intel, kunye nezinye iimpawu ze-Intel ziimpawu zorhwebo ze-Intel Corporation okanye iinkampani eziphantsi kwayo. I-Intel iqinisekisa ukusebenza kweFPGA yayo kunye neemveliso zesemiconductor kwiinkcukacha zangoku ngokuhambelana newaranti esemgangathweni ye-Intel, kodwa inelungelo lokwenza utshintsho kuzo naziphi na iimveliso kunye neenkonzo nangaliphi na ixesha ngaphandle kwesaziso. I-Intel ayithathi xanduva okanye ityala elivela kwisicelo okanye ukusetyenziswa kwalo naluphi na ulwazi, imveliso, okanye inkonzo echazwe apha ngaphandle kokuba kuvunyelwene ngokubhaliweyo yi-Intel. Abathengi be-Intel bayacetyiswa ukuba bafumane inguqulelo yamva nje yeenkcazo zesixhobo ngaphambi kokuba baxhomekeke kulo naluphi na ulwazi olupapashiweyo naphambi kokubeka iiodolo zeemveliso okanye iinkonzo. *Amanye amagama kunye neempawu zingabangwa njengempahla yabanye.

Ulwazi olunxulumeneyo

  • I-Intel Acceleration Stack Quick Guide for Intel FPGA Programmable Acceleration Card D5005
  • Ukufakela i-OPAE Software Package

I-DMA AFU Hardware Components

I-DMA AFU idibanisa neYunithi ye-FPGA Interface (FIU) kunye nememori ye-FPGA. Jonga kuManejala weNdibaniselwano yeFPGA yePhepha leDatha ye-Intel FPGA eCwangcisiweyo yokuKhawuleza iKhadi D5005 kwiinkcukacha ezithe vetshe kwimemori yeFPGA. Ihardware ekhoyo ngoku iyalela olu qwalaselo lwenkumbulo. Ihardware yexesha elizayo inokuxhasa ulungelelwaniso lwenkumbulo olwahlukileyo. Ungasebenzisa i-DMA AFU ukukopa idatha phakathi komthombo ulandelayo kunye neendawo zokusingwa:

  • Umamkeli kwimemori yesixhobo seFPGA
  • Isixhobo FPGA inkumbulo kumamkeli

Inkqubo yoMyili weQonga, $OPAE_PLATFORM_ROOT/hw/sampngaphantsi/ dma_afu/hw/rtl/TEST_dma/ /dma_test_system.qsys isebenzisa uninzi lwe-DMA

  • AFU. Inxalenye ye-DMA AFU ephunyezwe kwinkqubo yoMyili wePlatform inokufumaneka koku kulandelayo

indawo:$OPAE_PLATFORM_ROOT/hw/samples/dma_afu/hw/rtl/TEST_dma/ Ungayifumana i-DMA BBB kule ndawo ilandelayo:

  • $OPAE_PLATFORM_ROOT/hw/samples/dma_afu/hw/rtl/dma_bbb

I-DMA Accelerator yeYunithi eSebenzayo yeSikhokelo soMsebenzisi: Ikhadi le-Intel FPGA elinoLungiselelo lwe-D5005

DMA AFU Hardware Block Diagram

Intel.-FPGA-Programmable-Acceleration-Card-D5005-fig-1

I-DMA AFU ibandakanya ezi modyuli zilandelayo zangaphakathi ukusebenzelana neYunithi ye-FPGA Interface Unit (FIU):

  • IMemory-Mapped IO (MMIO) Decoder Logic: ibhaqa iMMIO yokufunda nokubhala iitransekshini kwaye izahlule kwiCCI-P RX itshaneli 0 abafika besuka kuyo. Oku kuqinisekisa ukuba i-MMIO traffic ayize ifike kwi-MPF BBB kwaye ibonelelwa ngejelo elizimeleyo lomyalelo weMMIO.
  • Umzi-mveliso weePropati zeMemori (MPF): Le modyuli iqinisekisa ukuba ziyafundwa iimpendulo ezivela kwimbuyekezo yeDMA ngokolandelelwano ebezikhutshiwe. Iprotocol ye-Avalon-MM ifuna iimpendulo ezifundwayo ukuze zibuyele ngendlela echanekileyo.
  • I-CCI-P ukuya kwi-Avalon-MM Adapter: Le modyuli iguqulela phakathi kwe-CCI-P kunye ne-Avalon-MM yentengiselwano, ngolu hlobo lulandelayo:
  • I-CCI-P ukuya kwi-Avalon-MMIO Adapter: Le ndlela iguqulela ukuthengiselana kwe-CCI-P MMIO kwiintengiselwano ze-Avalon-MM.
  • I-Avalon ukuya kwi-CCI-P Host Adapter: Ezi ndlela zenza iindlela ezihlukeneyo zokufunda kunye nokubhala kuphela kwi-DMA yokufikelela kwimemori yokusingatha.
  • Inkqubo yoVavanyo lwe-DMA: Le modyuli isebenza njengesisongelo kwi-DMA BBB ukuveza iinkosi ze-DMA kuyo yonke ingqiqo kwi-AFU. Inika ujongano phakathi kweDMA BBB kunye neCCI-P ukuya kwiAvalon Adapter. Ikwabonelela ngonxibelelwano phakathi kweDMA BBB kunye neebhanki zeFPGA SDRAM zasekhaya.

Ulwazi olunxulumeneyo
FPGA Interface Manager Data Sheet for Intel FPGA Programmable Acceleration Card D5005

Inkqubo yoVavanyo lweDMA

Inkqubo yovavanyo ye-DMA idibanisa i-DMA BBB kuyo yonke i-FPGA yoyilo kuquka ukulungiswa kwe-CCI-P kunye nememori ye-FPGA yendawo.

DMA Test System Block Diagram
Lo mzobo webhloko ubonisa abangaphakathi benkqubo yovavanyo ye-DMA. Inkqubo yovavanyo ye-DMA iboniswa njengebhloko ye-monolithic kuMfanekiso 1 kwiphepha lesi-7.Intel.-FPGA-Programmable-Acceleration-Card-D5005-fig-2

Inkqubo yovavanyo ye-DMA ibandakanya ezi modyuli zangaphakathi zilandelayo:

  • Ibhulorho yokuFikelela kude/iBhulorho yoMbhobho: Ibhulorho yombhobho ene-latency ehlengahlengiswayo ibandakanyiwe ukulawula i-topology kunye nokuphucula uyilo lweFmax.
  • I-DMA AFU Device Feature Header (DFH): Le yi-DFH ye-DMA AFU. Le DFH yalatha kwi-DFH elandelayo ebekwe kwi-offset 0x100 (DMA BBB DFH).
  • I-Null DFH: Eli candelo liphelisa uluhlu oludityanisiweyo lwe-DFH. Ukuba wongeza ngakumbi ii-DMA BBB kuyilo, qinisekisa ukuba idilesi ye-null ye-DFH ifumaneka ekupheleni koluhlu oludityanisiweyo lwe-DFH.
  • Ibhloko yeSakhiwo esiSiseko se-MA (BBB): Le bhloko ihambisa idatha phakathi kwenginginya kunye nememori yeFPGA yendawo. Ikwafikelela kwimemori yomamkeli ukufikelela kwikhonkco lokuchaza.

I-DMA BBB

I-subsystem ye-DMA ye-BBB idlulisela idatha ukusuka kwimithombo ukuya kwiidilesi zokusingwa kusetyenziswa ii-Avalon-MM transactions. Umqhubi we-DMA ulawula i-DMA BBB ngokufikelela kulawulo kunye nerejista yobume yamacandelo ahlukeneyo ngaphakathi kwesistim. Umqhubi we-DMA ukwalawula i-DMA BBB ngokusebenzisa imemori ekwabelwanayo ngayo ukunxibelelana nezichazi-magama zodluliselo. I-DMA BBB ifikelela kwidatha kwimemori yeFPGA kwi-offset 0x0. I-DMA BBB ifikelela kwiidatha kunye nezichazi kwimemori yokusingatha kwi-offset 0x1_0000_0000_0000.

I-DMA BBB Platform Designer Block Diagram
Lo mzobo webhloko awubandakanyi ii-IP zangaphakathi ze-Pipeline Bridge.Intel.-FPGA-Programmable-Acceleration-Card-D5005-fig-6

I-DMA Accelerator yeYunithi eSebenzayo yeSikhokelo soMsebenzisi: Ikhadi le-Intel FPGA elinoLungiselelo lwe-D5005

DMA AFU Inkcazo

Amacandelo kwi-DMA BBB Platform Designer aphumeza le misebenzi ilandelayo:

  • Ibhulorho yokuFikela kude/iBhulorho yoMbhobho: Ibhulorho yombhobho ene-latency ehlengahlengiswayo ibandakanyiwe ukulawula i-topology kunye nokuphucula uyilo lweFmax.
  • MA BBB DFH: Esi sisixhobo esibhalwe ngasentla kwesixhobo se-DMA BBB. Le DFH yalatha kwi-DFH elandelayo ebekwe kwi-offset 0x100 (Null DFH).
  • I-Descriptor Frontend: Uxanduva lokulanda izichazi kunye nokuzidlulisela kwi-Dispatcher. Xa ukudluliselwa kwe-DMA kugqiba i-frontend ifumana ukubunjwa kwesimo kwi-Dispatcher kwaye ibhala ngaphezulu inkcazo kwimemori yomkhosi.
  • Umthumeli: Le block ishedyuli iDMA idlulisela izicelo kwi-Read and Write Master.
  • Funda uMfundisi: Le bhloko inoxanduva lokufunda idatha evela kumamkeli okanye kwimemori yeFPGA yendawo kwaye uyithumele njengedatha yokusasaza kwi-Writing Master.
  • Bhala uMphathi: Le bhloko inoxanduva lokufumana idatha yostrimisho evela kwi-Read Master kunye nokubhala imixholo yokusingatha okanye imemori ye-FPGA yendawo.

Bhalisa imephu kunye neZithuba zeedilesi

I-DMA AFU ixhasa iinkumbulo ezimbini views: I-DMA view kunye nomkhosi view. I-DMA view ixhasa isithuba sedilesi ye-49-bit. Isiqingatha esisezantsi seDMA view iimephu kwinkumbulo yeFPGA yobulali. Isiqingatha esiphezulu se-DMA view iimephu zokubamba inkumbulo. Umntu omwakela abantu view ibandakanya zonke iirejista ezifikelelekayo ngofikelelo lweMMIO olufana neetafile zeDFH, kunye nolawulo/iirejista zesimo seentlobo ngeentlobo ze-IP ezisetyenziswa ngaphakathi kwe-DMA AFU. I-MMIO ibhalisa kwi-DMA BBB kunye ne-AFU yenkxaso ye-32- kunye ne-64-bit ukufikelela. I-DMA AFU ayixhasi ufikelelo lwe-512-bit MMIO. Ukufikelela kwiirejista ze-Dispatcher ngaphakathi kwe-DMA BBB kufuneka ibe yi-32 bits (I-Descriptor frontend isebenzise iirejista ze-64-bit).

DMA AFU Bhalisa Imephu

Imephu yerejista ye-DMA AFU ibonelela ngeedilesi ezigqibeleleyo zazo zonke iindawo ezingaphakathi kweyunithi. Ezi rejista zikumamkeli view kuba ngumamkeli kuphela onokufikelela kuzo.

Imephu yeMemori ye-DMA AFU

Iidilesi ze-Byte Igama Hamba kwiiBytes Inkcazo
0x0 DMA AFU DFH 0x40 Isixhobo esibhalwe ngasentla kwesihloko se-DMA AFU. I-ID_L imiselwe ku-0x9081f88b8f655caa kwaye ID_H imiselwe ku-0x331db30c988541ea. I-DMA AFU DFH iye yamiselwa iparameter ukuze yalathe kwi-offset 0x100 ukufumana i-DFH elandelayo (DMA BBB DFH). Akufunekanga ulungise idilesi yesiseko ye-DMA AFU DFH njengoko kufuneka ibekwe kwidilesi 0x0 njengoko ichazwa yinkcazo ye-CCIP.
0x100 I-DMA BBB 0x100 Ichaza ulawulo lwe-DMA ye-BBB kunye nojongano lwerejista yobume. Ungabhekisa kwimephu yerejista ye-DMA ye-BBB ngolwazi oluthe vetshe. Ngaphakathi kwe-DMA BBB kwi-offset 0 i-DMA BBB iquka i-DFH yayo. Le DFH isetelwe ukufumana i-DFH elandelayo kwi-offset 0x100 (NULL DFH). Ukuba wongeza ii-DBB ze-DMA ezingakumbi, zihlukanise ngo-0x100 kwaye uqinisekise ukuba i-NULL DFH ilandela i-DMA yokugqibela ngo-0x100.
0x200 I-DFH engeyiyo 0x40 Iphelisa uluhlu oludityanisiweyo lweDFH. I-ID_L imiselwe ku-0x90fe6aab12a0132f kwaye ID_H imiselwe ku-0xda1182b1b3444e23. I-NULL DFH iye yamiselwa ukuba ibe yi-DFH yokugqibela kwi-hardware. Ngesi sizathu iNULL DFH ifumaneka kwidilesi 0x200. Ukuba ungeze ii-DBB ze-DMA ezongezelelweyo kwinkqubo, kufuneka ukhulise idilesi yesiseko se-NULL DFH ngokufanelekileyo ukuze ihlale kwidilesi ephezulu. Umqhubi we-DMA kunye nesicelo sovavanyo alusebenzisi le hardware.

Intel Corporation. Onke Amalungelo Agciniwe. I-Intel, ilogo ye-Intel, kunye nezinye iimpawu ze-Intel ziimpawu zorhwebo ze-Intel Corporation okanye iinkampani eziphantsi kwayo. I-Intel iqinisekisa ukusebenza kweFPGA yayo kunye neemveliso zesemiconductor kwiinkcukacha zangoku ngokuhambelana newaranti esemgangathweni ye-Intel, kodwa inelungelo lokwenza utshintsho kuzo naziphi na iimveliso kunye neenkonzo nangaliphi na ixesha ngaphandle kwesaziso. I-Intel ayithathi xanduva okanye ityala elivela kwisicelo okanye ukusetyenziswa kwalo naluphi na ulwazi, imveliso, okanye inkonzo echazwe apha ngaphandle kokuba kuvunyelwene ngokubhaliweyo yi-Intel. Abathengi be-Intel bayacetyiswa ukuba bafumane inguqulelo yamva nje yeenkcazo zesixhobo ngaphambi kokuba baxhomekeke kulo naluphi na ulwazi olupapashiweyo naphambi kokubeka iiodolo zeemveliso okanye iinkonzo. *Amanye amagama kunye neempawu zingabangwa njengempahla yabanye.

Bhalisa imephu kunye neZithuba zeedilesi

Imephu yeMemori ye-DMA BBB
Ezi dilesi ze-byte zilandelayo zizithintelo ezihambelanayo ukusuka kwidilesi yesiseko se-DMA BBB kwinkqubo ye-DMA AFU (0x100).

Iidilesi ze-Byte Igama Hamba kwiiBytes Inkcazo
0x0 I-DMA BBB DFH 0x40 Isixhobo esibhalwe ngasentla kwesihloko se-DMA AFU. I-ID_L imiselwe ku-0xa9149a35bace01ea kwaye i-ID_H imiselwe ku-0xef82def7f6ec40fc. I-DMA BBB DFH iye yamiselwa ipharamitha ukukhomba ku-0x100 kwi-DFH elandelayo. Le offset elandelayo inokuba yenye i-DMA BBB, enye i-DFH (engabandakanywanga kolu yilo), okanye i-NULL DFH.
0x40 Dispatcher 0x40 Lawula izibuko le dispatcher. Umqhubi we-DMA usebenzisa le ndawo ukulawula i-DMA okanye ukubuza ubume bayo.
0x80 I-Descriptor Frontend 0x40 I-descriptor frontend yinxalenye yesiko efunda izichazi kwimemori yenginginya kwaye ibhala ngaphezulu isichazi xa udluliselo lwe-DMA lugqiba. Umqhubi uyalela umphambili apho umchazi wokuqala uhlala kwimemori yomkhosi kwaye emva koko i-hardware yangaphambili inxibelelana nomqhubi ngokuyintloko nangona izichazi ezigcinwe kwimemori yomkhosi.

DMA AFU Idilesi Space

Umamkeli unokufikelela kwiirejista ezidweliswe kwiTheyibhile yesi-4 kwiphepha le-12 nakwiTheyibhile yesi-5 kwiphepha le-13. Inkqubo ephantsi ye-DMA BBB inokufikelela kwisithuba esipheleleyo seedilesi ezingama-49. Isiqingatha esisezantsi sale ndawo yedilesi ibandakanya iinkumbulo zeFPGA zendawo. Isiqingatha esiphezulu sale ndawo yedilesi sibandakanya imemori yedilesi ye-48-bit. Lo mfanekiso ulandelayo ubonisa umamkeli kunye neDMA views yenkumbulo.

I-DMA AFU kunye ne-Host Views yeMemori

Intel.-FPGA-Programmable-Acceleration-Card-D5005-fig-3

ULuhlu oluDityanisiweyo lweNgxelo yeSixhobo

Uyilo lwe-DMA AFU example iqulathe iiheader zesixhobo esithathu (DFH) ezenza uluhlu oludityanisiweyo. Olu luhlu ludityanisiweyo luvumela i-sample isicelo ukuchonga DMA AFU kwakunye nomqhubi ukuchonga DMA BBB. Uluhlu lwe-DFH lubandakanya i-NULL DFH ekugqibeleni. Ukubandakanywa kwe-null DFH ekupheleni koluhlu oludityanisiweyo kukuvumela ukuba ungeze ngakumbi ii-DMA BBBs kuyilo lwakho. Kufuneka uhambise iNULL DFH kwidilesi emva kwezinye iiBBB. I-DMA nganye ye-BBB ilindele ukuba i-DFH elandelayo ifumaneke nge-0x100 bytes ukusuka kwidilesi yesiseko ye-BBB. Lo mfanekiso ulandelayo ubonisa uluhlu oludityanisiweyo lwe-DMA AFU yoyilo example.

Bhalisa imephu kunye neZithuba zeedilesi

DMA AFU Device Feature Header (DFH) Chaining

Intel.-FPGA-Programmable-Acceleration-Card-D5005-fig-4

Imodeli yeNkqubo yeSoftware

I-DMA AFU ibandakanya umqhubi wesoftware onokuyisebenzisa kwisicelo sakho somninimzi. I-fpga_dma.cpp kunye ne-fpga_dma.h files ibekwe kule ndawo ilandelayo phumeza umqhubi wesoftware:$OPAE_PLATFORM_ROOT/hw/samples/dma_afu/sw Lo mqhubi uxhasa le misebenzi ilandelayo:

API Inkcazo
fpgaCountDMChannels Skena ikhonkco lesixhobo se-DMA BBBs kwaye ubale zonke iitshaneli ezikhoyo.
fpgaDMAVula Ivula isiphatho kwitshaneli yeDMA.
fpgaDMAClose Ivala isiphatho kwitshaneli yeDMA.
fpgaDMATransferInit Uqalisa into emele udluliselo lwe-DMA.
fpgaDMATransferReset Iseta kwakhona iDMA yoyelelwano loyelelwano lwento kumaxabiso angagqibekanga.
fpgaDMATransferDestroy Uyonakalisa uphawu loyelelwano lwe-DMA.
fpgaDMATransferSetSrc Icwangcisa idilesi yemvelaphi yodluliselo. Le dilesi kufuneka ilungelelaniswe nge-64 byte.
fpgaDMATransferSetDst Iseta idilesi yendawo ekuyiwa kuyo. Le dilesi kufuneka ilungelelaniswe nge-64 byte.
fpgaDMATransferSetLen Iseta ubude bodluliselo ngeebhayithi. Kudluliselo olungelulo lwepakethi, kufuneka usete ubude bodluliselo buphindwa ngama-64 ebhayithi. Ukuhanjiswa kwepakethi, oku akuyomfuneko.
fpgaDMATransferSetTransferType Iseta uhlobo logqithiselo. Amaxabiso asemthethweni ngala:

• HOST_MM_TO_FPGA_MM = TX (Umamkeli kwi-AFU)

• FPGA_MM_TO_HOST_MM = RX (AFU kumamkeli)

fpgaDMATransferSetTransferCallback Ubhalisa ukufowunelwa kwisaziso malunga nokugqityezelwa kokudluliselwa kwe-asynchronous. Ukuba ukhankanya ukufowunelwa kwakhona, i-fpgaDMATransfer ibuyisela ngoko nangoko (udluliselo olungenangqamaniso).

Ukuba awukhankanyi ukufowuna kwakhona, i-fpgaDMATransfer ibuyisela emva kokuba ugqithiselo lugqityiwe (synchronous/blocking transfer).

fpgaDMATransferSetLast Ibonisa utshintshiselwano lokugqibela ukuze i-DMA iqalise ukusetyenzwa ngokugqithiselwa kwangaphambili. Ixabiso elimiselweyo ngama-64 agqithiselwe kumbhobho phambi kokuba i-DMA iqalise ukusebenza kudluliselo.
fpgaDMATransfer Yenza ugqithiselo lwe-DMA.

Ngolwazi oluthe kratya malunga ne-API, igalelo, kunye neempikiswano zemveliso, bhekisa kwiheda file ibekwe $OPAE_PLATFORM_ROOT/hw/samples/dma_afu/sw/fpga_dma.hIntel Corporation. Onke Amalungelo Agciniwe. I-Intel, ilogo ye-Intel, kunye nezinye iimpawu ze-Intel ziimpawu zorhwebo ze-Intel Corporation okanye iinkampani eziphantsi kwayo. I-Intel iqinisekisa ukusebenza kweFPGA yayo kunye neemveliso zesemiconductor kwiinkcukacha zangoku ngokuhambelana newaranti esemgangathweni ye-Intel, kodwa inelungelo lokwenza utshintsho kuzo naziphi na iimveliso kunye neenkonzo nangaliphi na ixesha ngaphandle kwesaziso. I-Intel ayithathi xanduva okanye ityala elivela kwisicelo okanye ukusetyenziswa kwalo naluphi na ulwazi, imveliso, okanye inkonzo echazwe apha ngaphandle kokuba kuvunyelwene ngokubhaliweyo yi-Intel. Abathengi be-Intel bayacetyiswa ukuba bafumane inguqulelo yamva nje yeenkcazo zesixhobo ngaphambi kokuba baxhomekeke kulo naluphi na ulwazi olupapashiweyo naphambi kokubeka iiodolo zeemveliso okanye iinkonzo. Amanye amagama kunye neempawu zingabangwa njengempahla yabanye.

Imodeli yeNkqubo yeSoftware

Ukwazi ngakumbi malunga nemodeli yokusetyenziswa komqhubi wesoftware, jonga kwi README file ibekwe e-$OPAE_PLATFORM_ROOT/hw/samples/dma_afu/README.md

Ukubaleka i-DMA AFU Example

Ngaphambi kokuba uqale:

  • Kufuneka uqhelene ne exampLes kwi-Intel yoKukhawuleza iSitakhi esiKhawulezayo IsiKhokelo se-Intel FPGA ye-Acceleration Card D5005.
  • Kufuneka uchaze imo eguquguqukayo. Ukwahluka kwemekobume kuxhomekeke kuguqulelo lwe-Intel Acceleration Stack oyisebenzisayo:
    • Kuguqulelo lwangoku, cwangcisa imo eguquguqukayo ukuya kwi-$OPAE_PLATFORM_ROOT
  • Kufuneka ufake ithala leencwadi le-Intel Threading Building Blocks (TBB) ekubeni umqhubi we-DMA ethembele kuyo.
  • Kuya kufuneka kwakhona umise amaphepha amakhulu amabini e-1 GB ukuqhuba i-sample isicelo. $ sudo sh -c "echo 2 > /sys/kernel/mm/hugepages/hugepages-1048576kB/ nr_hugepages"

Yenza la manyathelo alandelayo ukukhuphela i DMA Accelerator Function (AF) bitstream, ukwakha isicelo kunye nomqhubi, kwaye ukuqhuba uyilo ex.ample:

  1. Guqula kwisicelo se-DMA kunye nolawulo lomqhubi: cd $OPAE_PLATFORM_ROOT/hw/samples/dma_afu/sw
  2. Yakha umqhubi kunye nesicelo: yenza
  3. Khuphela i-bitstream ye-DMA AFU: sudo fpgasupdate ../bin/dma_afu_unsigned.gbs
  4. Phumeza usetyenziso lwenginginya ukubhala 100 MB kwi-1 MB izahlulo ukusuka kwimemori yenginginya ukuya kwimemori yesixhobo seFPGA kwaye uyifunde kwakhona: ./ fpga_dma_test -s 104857600 -p 1048576 -r mtom

Ulwazi olunxulumeneyo
I-Intel Acceleration Stack Quick Guide for Intel FPGA Programmable Acceleration Card D5005 Intel Corporation. Onke Amalungelo Agciniwe. I-Intel, ilogo ye-Intel, kunye nezinye iimpawu ze-Intel ziimpawu zorhwebo ze-Intel Corporation okanye iinkampani eziphantsi kwayo. I-Intel iqinisekisa ukusebenza kweFPGA yayo kunye neemveliso zesemiconductor kwiinkcukacha zangoku ngokuhambelana newaranti esemgangathweni ye-Intel, kodwa inelungelo lokwenza utshintsho kuzo naziphi na iimveliso kunye neenkonzo nangaliphi na ixesha ngaphandle kwesaziso. I-Intel ayithathi xanduva okanye ityala elivela kwisicelo okanye ukusetyenziswa kwalo naluphi na ulwazi, imveliso, okanye inkonzo echazwe apha ngaphandle kokuba kuvunyelwene ngokubhaliweyo yi-Intel. Abathengi be-Intel bayacetyiswa ukuba bafumane inguqulelo yamva nje yeenkcazo zesixhobo ngaphambi kokuba baxhomekeke kulo naluphi na ulwazi olupapashiweyo naphambi kokubeka iiodolo zeemveliso okanye iinkonzo. *Amanye amagama kunye neempawu zingabangwa njengempahla yabanye.

Ukuqulunqa i-DMA AFU Example

Ukuvelisa imeko-bume yokwakha ye-synthesis ukuqulunqa i-AF, sebenzisa umyalelo we-afu_synth_setup ngolu hlobo lulandelayo:

  1. Tshintshela kwi-DMA AFU sample directory: $OPAE_PLATFORM_ROOT/hw/samples/dma_afu
  2. Yenza uluhlu lolwakhiwo loyilo: afu_synth_setup -source hw/rtl/filelist.txt build_synth
  3. Ukusuka kuluhlu lolwakhiwo lokudityaniswa oluveliswe ngu afu_synth_setup, ngenisa le miyalelo ilandelayo kwi-terminal yefestile ukwenza i-AF yeqonga lehardware ekujoliswe kulo: cd build_synth run.sh Iskripthi sesizukulwana se-run.sh AF sidala umfanekiso we-AF ngesiseko esifanayo. fileigama njengoqwalaselo lweqonga le-AFU file (.json) kunye .gbs isimamva kwindawo:$OPAE_PLATFORM_ROOT/hw/samples/build_synth/dma_afu_s10.gbs Intel Corporation. Onke Amalungelo Agciniwe. I-Intel, ilogo ye-Intel, kunye nezinye iimpawu ze-Intel ziimpawu zorhwebo ze-Intel Corporation okanye iinkampani eziphantsi kwayo. I-Intel iqinisekisa ukusebenza kweFPGA yayo kunye neemveliso zesemiconductor kwiinkcukacha zangoku ngokuhambelana newaranti esemgangathweni ye-Intel, kodwa inelungelo lokwenza utshintsho kuzo naziphi na iimveliso kunye neenkonzo nangaliphi na ixesha ngaphandle kwesaziso. I-Intel ayithathi xanduva okanye ityala elivela kwisicelo okanye ukusetyenziswa kwalo naluphi na ulwazi, imveliso, okanye inkonzo echazwe apha ngaphandle kokuba kuvunyelwene ngokubhaliweyo yi-Intel. Abathengi be-Intel bayacetyiswa ukuba bafumane inguqulelo yamva nje yeenkcazo zesixhobo ngaphambi kokuba baxhomekeke kulo naluphi na ulwazi olupapashiweyo naphambi kokubeka iiodolo zeemveliso okanye iinkonzo. *Amanye amagama kunye neempawu zingabangwa njengempahla yabanye.

Ukulinganisa i-AFU Example

I-Intel icebisa ukuba ubhekisele kwi-Intel Accelerator Functional Unit (AFU) Ukulinganisa Imeko-bume (ASE) IsiKhokelo sokuQala esiKhawulezayo seIntel FPGA PAC yakho ukuba siqhelane nokulinganisa okufanayo.amples kunye nokuseta okusingqongileyo kwakho. Phambi kokuba uqhubeke ngala manyathelo alandelayo, qinisekisa ukuba i-OPAE_PLATFORM_ROOT imo eguquguqukayo isetiwe kuluhlu lofakelo lwe-OPAE SDK. Gqibezela la manyathelo alandelayo ukuseta i-hardware simulator ye-DMA AFU:

  1. Tshintshela kwi-DMA AFU sample directory: cd $OPAE_PLATFORM_ROOT/hw/samples/dma_afu
  2. Yenza indawo ye-ASE kulawulo olutsha kwaye uyiqwalasele ukuze ufanise i-AFU: afu_sim_setup -source hw/rtl/filelist.txt build_ase_dir
  3. Tshintshela kuluhlu lokwakha lwe-ASE: cd build_ase_dir
  4. Yakha umqhubi kunye nesicelo: yenza
  5. Yenza ukulinganisa: yenza sim

Sampimveliso evela kwisilingisi sehardware:

[SIM] ** QAPHELA : NGAPHAMBI kokusebenzisa inkqubo yesoftware ** [SIM] Seta i-env(ASE_WORKDIR) kwitheminali apho usetyenziso luya kuqhuba (kopa-uncamathisele) => [SIM] $SHELL | Baleka:[SIM] ———+—————————————————— [SIM] bash/zsh | thumela ngaphandle ASE_WORKDIR=$OPAE_PLATFORM_ROOT/hw/samples/dma_afu/ase_mkdir/work [SIM] tcsh/csh | setenv ASE_WORKDIR $OPAE_PLATFORM_ROOT/hw/samples/dma_afu/ase_mkdir/work [SIM] Ngayo nayiphi na enye i-$SHELL, dibana nomphathi wakho we-Linux [SIM] [SIM] Ilungele ukulinganisa… [SIM] Cofa i-CTRL-C ukuvala isifanisi...

Gqibezela la manyathelo alandelayo ukuqokelela nokusebenzisa isoftware ye-DMA AFU kwindawo yokulinganisa:

  1. Vula ifestile yendlela entsha.
  2. Guqula uvimba weefayili ukuya ku: cd $OPAE_PLATFORM_ROOT/hw/samples/dma_afu/sw

Intel Corporation. Onke Amalungelo Agciniwe. I-Intel, ilogo ye-Intel, kunye nezinye iimpawu ze-Intel ziimpawu zorhwebo ze-Intel Corporation okanye iinkampani eziphantsi kwayo. I-Intel iqinisekisa ukusebenza kweFPGA yayo kunye neemveliso zesemiconductor kwiinkcukacha zangoku ngokuhambelana newaranti esemgangathweni ye-Intel, kodwa inelungelo lokwenza utshintsho kuzo naziphi na iimveliso kunye neenkonzo nangaliphi na ixesha ngaphandle kwesaziso. I-Intel ayithathi xanduva okanye ityala elivela kwisicelo okanye ukusetyenziswa kwalo naluphi na ulwazi, imveliso, okanye inkonzo echazwe apha ngaphandle kokuba kuvunyelwene ngokubhaliweyo yi-Intel. Abathengi be-Intel bayacetyiswa ukuba bafumane inguqulelo yamva nje yeenkcazo zesixhobo ngaphambi kokuba baxhomekeke kulo naluphi na ulwazi olupapashiweyo naphambi kokubeka iiodolo zeemveliso okanye iinkonzo. *Amanye amagama kunye neempawu zingabangwa njengempahla yabanye.

Ukulinganisa i-AFU Example

  1. Khuphela umtya womiselo lwemeko-bume (khetha umtya olungele iqokobhe lakho) ukusuka kumanyathelo angasentla kufaniso lwehardware kwifestile yesiphelo. Jonga le migca ilandelayo kwi-sample imveliso evela kwisilingisi sehardware. [SIM] bash/zsh | thumela ngaphandle ASE_WORKDIR=$OPAE_PLATFORM_ROOT/hw/samples/dma_afu/build_ase_dir/work [SIM] tcsh/csh | setenv ASE_WORKDIR $OPAE_PLATFORM_ROOT/hw/samples/dma_afu/build_ase_dir/work
  2. Qokelela isoftwe: $ yenza USE_ASE=1
  3. Phumeza usetyenziso lwenginginya ukubhala i-4 KB kwi-1 KB izahlulo ukusuka kwimemori yenginginya ubuyela kwimemori yesixhobo ye-FPGA kwimowudi ye-loopback: ./ fpga_dma_test -s 4096 -p 1024 -r mtom

Ulwazi olunxulumeneyo
IYunithi yokuSebenza ye-Intel Accelerator (AFU) Ukulinganisa Imeko (ASE) IsiKhokelo sokuQala esiKhawulezayo soMsebenzisi

UPhuculo lokuPhuculwa kokuSebenza kweDMA

Ukuphunyezwa kwe-NUMA (ukufikelela kwimemori engalinganiyo) ukulungiswa kwi-fpga_dma_test.cpp ivumela iprosesa ukuba ifikelele kwimemori yayo yendawo ngokukhawuleza kunokufikelela kwimemori engeyiyo yendawo (imemori yendawo ukuya kwenye iprosesa). Ubume be-NUMA obuqhelekileyo bubonisiwe kulo mzobo ungezantsi. Ufikelelo lwendawo lumele ufikelelo ukusuka kumbindi ukuya kwinkumbulo yendawo ukuya kumbindi ofanayo. Ufikelelo olukude lubonisa indlela ethathiweyo xa undoqo kwiNode 0 ifikelela kwimemori ehlala kwinkumbulo yendawo ukuya kwiNode 1.

Uqwalaselo oluqhelekileyo lwe-NUMA

Intel.-FPGA-Programmable-Acceleration-Card-D5005-fig-5

Sebenzisa le khowudi ilandelayo ukuphumeza usetyenziso lwe-NUMA kwisicelo sakho sovavanyo:

// Misela ubudlelwane obufanelekileyo ukuba uceliwe ukuba (cpu_affinity || memory_affinity) {unsigned dom = 0, ibhasi = 0, dev = 0, func = 0; fpga_properties props;int retval; #ukuba(FPGA_DMA_DEBUG)char str[4096]; #endifres = fpgaGetProperties(afc_token, &props); ON_ERR_GOTO(res, out_destroy_tok, “fpgaGetProperties”); res = fpgaPropertiesGetBus(iipropu, (uint8_t *) & ibhasi); ON_ERR_GOTO(res, out_destroy_tok, “fpgaPropertiesGetBus”); res = fpgappropergericevice (Props, (i-Uint8_T *) & i-DPEAPRERGERGERTECTUTE Ukungasebenzi "); // Fumana isixhobo kwi-topology hwloc_topology_t topology; hwloc_topology_init(&topology); hwloc_topology_set_flags(topology, HWLOC_TOPOLOGY_FLAG_IO_DEVICES);Intel Corporation. Onke Amalungelo Agciniwe. I-Intel, ilogo ye-Intel, kunye nezinye iimpawu ze-Intel ziimpawu zorhwebo ze-Intel Corporation okanye iinkampani eziphantsi kwayo. I-Intel iqinisekisa ukusebenza kweFPGA yayo kunye neemveliso zesemiconductor kwiinkcukacha zangoku ngokuhambelana newaranti esemgangathweni ye-Intel, kodwa inelungelo lokwenza utshintsho kuzo naziphi na iimveliso kunye neenkonzo nangaliphi na ixesha ngaphandle kwesaziso. I-Intel ayithathi xanduva okanye ityala elivela kwisicelo okanye ukusetyenziswa kwalo naluphi na ulwazi, imveliso, okanye inkonzo echazwe apha ngaphandle kokuba kuvunyelwene ngokubhaliweyo yi-Intel. Abathengi be-Intel bayacetyiswa ukuba bafumane inguqulelo yamva nje yeenkcazo zesixhobo ngaphambi kokuba baxhomekeke kulo naluphi na ulwazi olupapashiweyo naphambi kokubeka iiodolo zeemveliso okanye iinkonzo. *Amanye amagama kunye neempawu zingabangwa njengempahla yabanye.

UPhuculo lokuPhuculwa kokuSebenza kweDMA

hwloc_topology_load(topology); hwloc_obj_t obj = hwloc_get_pcidev_by_busid(topology, dom, bus, dev, func); hwloc_obj_t obj2 = hwloc_get_non_io_ancestor_obj(topology, obj); #ukuba (FPGA_DMA_DEBUG) hwloc_obj_type_snprintf(str, 4096, obj2, 1); printf(“%s\n”, str);hwloc_obj_attr_snprintf(str, 4096, obj2, ” :: “, 1);printf(“%s\n”, str); hwloc_bitmap_taskset_snprintf(str, 4096, obj2->cpuset); printf(“CPUSET yi-%s\n”, str); hwloc_bitmap_taskset_snprintf(str, 4096, obj2->nodeset); printf(“NODESET yi %s\n”, str);#endif ukuba (inkumbulo_yonxulumano) { #ukuba HWLOC_API_VERSION > 0x00020000 retval = hwloc_set_membind(i-topology, obj2->nodeset,HWLOC_MEMBABATE_GRAMEN_GRAMEH_MEND_GRAMEH I-DESET); #enye iretval =hwloc_set_membind_nodeset(topology, obj2->nodeset, HWLOC_MEMBIND_THREAD,HWLOC_MEMBIND_MIGRATE); #endifON_ERR_GOTO(retval, out_destroy_tok, “hwloc_set_membind”); } ukuba (cpu_affinity) { retval = hwloc_set_cpubind(topology, obj2->cpuset, HWLOC_CPUBIND_STRICT); ON_ERR_GOTO(retval, out_destroy_tok, “hwloc_set_cpubind”); }}

IYunithi eSebenzayo ye-DMA ye-Accelerator yeSikhokelo soMsebenzisi ooVimba

Inguqulelo ye-Intel yokuKhawuleza yeSitaki Isikhokelo somsebenzisi (PDF)
2.0 I-DMA Accelerator Functional Unit (AFU) IsiKhokelo soMsebenzisi

Uhlaziyo lweMbali yoXwebhu lweSikhokelo soMsebenzisi weYunithi ye-DMA ye-Accelerator

 

Inguqulelo yoXwebhu

Intel Ukukhawulezisa Uguqulelo lweSitaki  

Iinguqu

 

 

2020.08.03

2.0.1 (ixhaswa yi-Intel

IQuartus® Prime Pro Edition Edition 19.2)

 

Ulungise umfanekiso we-AF file igama kwicandelo Ukuqulunqa i-DMA AFU Example.

 

 

2020.04.17

2.0.1 (ixhaswa yi-Intel

UHlelo lweQuartus Prime Pro Edition 19.2)

 

 

Kulungiswe ingxelo Abaphulaphuli ekujoliswe kubo icandelo.

 

 

2020.02.20

2.0.1 (ixhaswa yi-Intel

UHlelo lweQuartus Prime Pro Edition 19.2)

 

 

Ukuchwetheza okulungisiweyo.

 

 

 

 

2019.11.04

 

 

2.0.1 (ixhaswa yi-Intel

UHlelo lweQuartus Prime Pro Edition 19.2)

• Kufakwe endaweni yefpgaconf ngefpgasupdate xa uqwalasela iFPGA ngolwakhiwo lwangaphambili AFU kwicandelo. Ukuqhuba i-DMA AFU Example.

• Isihlokwana esongeziweyo Intel FPGA Programmable Acceleration Card D5005 kwisihloko soxwebhu.

• Ukutshintsha kwemeko-bume okongeziweyo $OPAE_PLATFORM_ROOT.

• Icandelo elilungisiweyo Imodeli yeNkqubo yeSoftware kuhlelo oluncinci.

• Ukongeza icandelo elitsha Ukuqulunqa i-DMA AFU Example.

• Icandelo elilungisiweyo UPhuculo lokuPhuculwa kokuSebenza kweDMA kuhlelo oluncinci.

 

 

2019.08.05

2.0 (ixhaswa yi-Intel

IQuartus Prime Pro Edition 18.1.2)

 

 

Ukukhutshwa kokuqala.

Intel Corporation. Onke Amalungelo Agciniwe. I-Intel, ilogo ye-Intel, kunye nezinye iimpawu ze-Intel ziimpawu zorhwebo ze-Intel Corporation okanye iinkampani eziphantsi kwayo. I-Intel iqinisekisa ukusebenza kweFPGA yayo kunye neemveliso zesemiconductor kwiinkcukacha zangoku ngokuhambelana newaranti esemgangathweni ye-Intel, kodwa inelungelo lokwenza utshintsho kuzo naziphi na iimveliso kunye neenkonzo nangaliphi na ixesha ngaphandle kwesaziso. I-Intel ayithathi xanduva okanye ityala elivela kwisicelo okanye ukusetyenziswa kwalo naluphi na ulwazi, imveliso, okanye inkonzo echazwe apha ngaphandle kokuba kuvunyelwene ngokubhaliweyo yi-Intel. Abathengi be-Intel bayacetyiswa ukuba bafumane inguqulelo yamva nje yeenkcazo zesixhobo ngaphambi kokuba baxhomekeke kulo naluphi na ulwazi olupapashiweyo naphambi kokubeka iiodolo zeemveliso okanye iinkonzo.

  • Amanye amagama kunye neempawu zingabangwa njengempahla yabanye.

 

Amaxwebhu / Izibonelelo

Intel FPGA Programmable Acceleration Card D5005 [pdf] Isikhokelo somsebenzisi
FPGA Programmable Acceleration Card, D5005, FPGA Programmable Acceleration Card D5005, DMA Accelerator Functional Unit

Iimbekiselo

Shiya uluvo

Idilesi yakho ye-imeyile ayizupapashwa. Iindawo ezifunekayo ziphawulwe *