LOGO

Microsemi IGLOO2 HPMS DDR Bridge Configuration

Microsemi-IGLOO2-HPMS-DDR-Bridge-Configuration-PRODUCT

Nhọrọ nhazi

The HPMS DDR bridge is a data bridge between four AHB bus masters and a single AXI bus slave. It accumulates AHB writes into write combining buffers prior to bursting out to external DDR memory. It also includes read combining buffers, enabling AHB masters to efficiently read data from the external DDR memory from a local buffer. The DDR bridge optimizes reads and writes from multiple masters to a single external DDR memory. Data coherency rules between the four masters and the external DDR memory are implemented in the hardware.
The DDR bridge contains three write combining / Read buffers and one read buffer. All buffers within the DDR bridge are implemented with latches and are not subject to the single event upsets (SEU’s) that SRAM exhibits. For complete details please refer to the Microsemi IGLOO2 User’s Guide.

Write Buffer Time Out Counter

Nke a bụ ihe ngụ oge 10-bit ejiri hazie ndebanye aha oge n'ime modul ihe nchekwa ederede (Njirimara 1). Ozugbo ngụ oge ruru uru oge akwụsị, onye na-ahụ maka mmiri na-ewepụta arịrịọ ntugharị ma ọ bụrụ na enwetara nzaghachi maka arịrịọ ederede gara aga site n'aka onye na-ede akwụkwọ, a ga-eziga arịrịọ a na onye na-ekpe ikpe. Ndebanye aha a bụ ihe a na-ahụkarị maka ndị nchekwa niile.Microsemi-IGLOO2-HPMS-DDR-Bridge-Configuration-FIG-1

  • Non-Bufferable Region Size – Use this option to set the size of the non-bufferable address region.
  • Non-Bufferable Region Address (Upper 16 bits)- Use this option to set the base address of a non-bufferable address region. Bits [15:(N – 1)] of this signal are compared with AHB address [31:(N + 15)] to check whether the address is in a non-bufferable region. The value of N depends on the non-bufferable region size, so the base address is defined according to the DDRB_NB_SZ register that holds the non-bufferable region size value defined in this configurator.
  • Enable Write Combining Buffer – Use these options to enable the Write Combining Buffers for the HPDMA and AHB Bus (SWITCH) Masters.
  • DDR Burst Size For Read/Write Buffers – Use this to configure the write buffer and read buffer size as per DDR burst size. Buffers can be configured to 16-byte or 32-byte size.

Nkwado ngwaahịa

Microsemi SoC Products Group na-eji ọrụ nkwado dị iche iche kwado ngwaahịa ya, gụnyere ọrụ ndị ahịa, ebe nkwado nka na ụzụ ndị ahịa, a websaịtị, ozi eletrọnịkị, na ụlọ ahịa ahịa zuru ụwa ọnụ. Ihe mgbakwunye a nwere ozi gbasara ịkpọtụrụ Microsemi SoC Products Group yana iji ọrụ nkwado ndị a.

Ndị ọrụ nlekọta ndị ahịa

Kpọtụrụ ọrụ ndị ahịa maka nkwado ngwaahịa na-abụghị teknụzụ, dị ka ọnụahịa ngwaahịa, nkwalite ngwaahịa, mmelite ozi, ọkwa ịtụ na ikike.

  • Site na North America, kpọọ 800.262.1060
  • Site na ụwa ndị ọzọ, kpọọ 650.318.4460
  • Fax, si n'ebe ọ bụla n'ụwa, 408.643.6913

Ụlọ Ọrụ Nkwado Ndị Ahịa

Microsemi SoC Products Group na-arụ ọrụ Centerlọ Ọrụ Nkwado nka na ụzụ nke ndị ahịa ya na ndị injinia nwere oke nka nwere ike inye aka zaa ajụjụ ngwaike gị, ngwanrọ na imewe gbasara ngwaahịa Microsemi SoC. Ụlọ Ọrụ Nkwado nka na ụzụ ndị ahịa na-etinye oge dị ukwuu na-emepụta ndetu ngwa, azịza nke ajụjụ okirikiri imewe, akwụkwọ nke okwu ama ama, na FAQ dị iche iche. Yabụ, tupu ịkpọtụrụ anyị, biko gaa na akụrụngwa ịntanetị anyị. O yikarịrị ka anyị azaworị ajụjụ gị.

Nkwado ndị teknuzu

Gaa na nkwado ndị ahịa websaịtị (www.microsemi.com/soc/support/search/default.aspx) maka ozi ndị ọzọ na nkwado. Ọtụtụ azịza dị na ihe a na-achọgharị web akụrụngwa gụnyere eserese, ihe atụ, na njikọ nke akụrụngwa ndị ọzọ na websaịtị.

Websaịtị

Ị nwere ike ịchọgharị ozi dị iche iche nke teknuzu na nke na-abụghị teknụzụ na ibe ụlọ SoC, na www.microsemi.com/soc.

Ịkpọtụrụ Ụlọ Ọrụ Nkwado nka na ụzụ ndị ahịa

Ndị injinia nwere nkà dị ukwuu na-arụ ọrụ na Ụlọ Ọrụ Nkwado nka na ụzụ. Enwere ike ịkpọtụrụ Ụlọ Ọrụ Nkwado nka na ụzụ site na email ma ọ bụ site na Microsemi SoC Products Group websaịtị.

Email

Ị nwere ike ịkọrọ ajụjụ ọrụaka gị na adreesị ozi-e anyị wee nweta azịza azụ site email, faksị, ma ọ bụ ekwentị. Ọzọkwa, ọ bụrụ na ị nwere nsogbu imewe, ị nwere ike email gị imewe files inweta enyemaka. Anyị na-enyocha akaụntụ email mgbe niile ụbọchị niile. Mgbe ị na-ezigara anyị arịrịọ gị, biko jide n'aka na ị ga-etinye aha gị n'uju, aha ụlọ ọrụ na ozi kọntaktị gị maka nhazi nke arịrịọ gị nke ọma.
Adreesị ozi-e nkwado teknụzụ bụ soc_tech@microsemi.com.

Okwu m

Ndị ahịa Microsemi SoC Products Group nwere ike nyefee ma soro usoro nka n'ịntanetị site na ịga na ikpe m.

N'èzí US

Ndị ahịa chọrọ enyemaka na mpụga mpaghara oge US nwere ike ịkpọtụrụ nkwado teknụzụ site na email (soc_tech@microsemi.com) ma ọ bụ kpọtụrụ ụlọ ọrụ ahịa mpaghara. Enwere ike ịchọta ndepụta ụlọ ọrụ ahịa na www.microsemi.com/soc/company/contact/default.aspx.

Nkwado nka na ụzụ ITAR

Maka nkwado teknụzụ na RH na RT FPGA nke International Traffic in Arms Regulations (ITAR) na-achịkwa, kpọtụrụ anyị site na. soc_tech_itar@microsemi.com. N'aka nke ọzọ, n'ime ikpe m, họrọ Ee na ndetu mkpọda ITAR. Maka ndepụta zuru oke nke Microsemi FPGA nke ITAR na-achịkwa, gaa na ITAR web ibe.

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed-signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA N'ime USA: +1 949-380-6100
Ahịa: +1 949-380-6136
Fax: +1 949-215-4996

© 2012 Microsemi Corporation. Ikike niile echekwabara. Microsemi na akara Microsemi bụ ụghalaahịa nke ụlọ ọrụ Microsemi. Ụghalaahịa niile na akara ọrụ bụ ihe nke ndị nwe ha.

Akwụkwọ / akụrụngwa

Microsemi IGLOO2 HPMS DDR Bridge Configuration [pdf] Ntuziaka onye ọrụ
IGLOO2 HPMS DDR Bridge Configuration, IGLOO2, HPMS DDR Bridge Configuration, Bridge Configuration, Configuration

Ntụaka

Hapụ ikwu

Agaghị ebipụta adreesị ozi-e gị. Akara mpaghara achọrọ akara *