NXP logoi.MX 8M Mini Applications Processor
Instruction Manual
NXP i.MX 8M Mini Applications Processor

i.MX 8M Mini Applications Processor

Preview of i.MX 8M Mini Applications Processor Reference Manual
Get the entire Reference Manual (5319 pages, PDF)
Document Number: IMX8MMRM
Rev. 3, 11/2020

Chapter 1 Introduction

1.1 Product Overview
This chapter introduces the architecture of the i.MX 8M Mini Applications Processor. The i.MX 8M Mini is a family of products focused on delivering an excellent video and audio experience, combining media-specific features with high-performance processing optimized for low power consumption.
1.2 Target Applications
The i.MX 8M Mini Media Applications Processor is built to achieve both high performance and low power consumption and relies on a powerful fully coherent core complex based on a quad Cortex-A53 cluster with video and graphics accelerators. The i.MX 8M Family provides additional computing resources and peripherals:

  • Advanced security modules for secure boot, cipher acceleration, and DRM support
  • General purpose Cortex-M4 processor for low power processing
  • A wide range of audio interfaces including I2S, AC97, TDM, and S/PDIF
  • A large set of peripherals that are commonly used in consumer/industrial markets including USB 2.0, PCIe, and Ethernet

1.3 Acronyms and Abbreviations
The table below contains acronyms and abbreviations used in this document.
Acronyms and Abbreviated Terms

Acronyms and Abbreviations

TermMeaning
ADCAnalog-to-Digital Converter
AHBAdvanced High-performance Bus
AIPSArm IP Bus
ALUArithmetic Logic Unit
AMBAAdvanced Microcontroller Bus Architecture
APBAdvanced Peripheral Bus
ASRCAsynchronous Sample Rate Converter
AXIAdvanced eXtensible Interface
BISTBuilt-In Self Test
CA/CMArm Cortex-A/Cortex-M
CAAMCryptographic Acceleration and Assurance Module
CA53ARM Cortex A53 Core
CANController Area Network
CPUCentral Processing Unit
CSICMOS Sensor Interface
CSUCentral Security Unit
CTICross Trigger Interface
D-cacheData cache
DAPDebug Access Port
DDRDouble data rate
DMADirect memory access
DPLLDigital phase-locked loop
DRAMDynamic random access memory
ECCError correcting codes
CSPIEnhanced Configurable SPI
LIPPILow-power SPI
EDMAEnhanced Direct Memory Access
AIMExternal Interface Module
ENETEthernet
EDITEnhanced Periodic Interrupt Timer
EPROMErasable Programmable Read-Only Memory
ETFEmbedded Trace FIFO
ITEMEmbedded Trace Macrocell
FIFOFirst-In-First-Out
GOGeneral Interrupt Controller
GPCGeneral Power Controller
GPIOGeneral-Purpose I/O
GPUGeneral-Purpose Register
GPSGlobal Positioning System
GPTGeneral-Purpose Timer
GPUGraphics Processing Unit

Chapter 1 Introduction

TermMeaning
GPVGlobal Programmers View
HABHigh-Assurance Boot
I-cacheInstruction cache
I2C or I2 CInter-Integrated Circuit
ICIntegrated Circuit
IEEEInstitute of Electrical and Electronics Engineers
COMIXInput-Output Multiplexer
IPIntellectual Property
IrDAInfrared Data Association
JTAGJoint Test Action Group (a serial bus protocol usually used for test purposes)
ELCDIFLiquid Crystal Display Interface
LDOLow-Dropout
LIFOLast-In-First-Out
LRULeast-Recently Used
LSBLeast-Significant Byte
LUTLook-Up Table
LVDSLow Voltage Differential Signaling
MACMedium Access Control
MCMMiscellaneous Control Module
MMCMultimedia Card
MSBMost-Significant Byte
MT/sMega Transfers per second
OCRAMOn-Chip Random-Access Memory
OCTOPUSOn-Chip One-Time Programmable Controller
PCIPeripheral Component Interconnect
PCIePCI Express
PCMCIAPersonal Computer Memory Card International Association
PGCPower Gating Controller
PICProgrammable Interrupt Controller
PMUPower Management Unit
PORPower-On Reset
PSRAMPseudo-Static Random Access Memory
PWMPulse Width Modulation
PXPPixel Pipeline
QoSQuality of Service
R2DRadians to Degrees
RISCReduced Instruction Set Computing
ROMRead-Only Memory
ROMCPROM Controller with Patch
RTOSReal-Time Operating System
RxReceive

Features

TermMeaning
SAISynchronous Audio Interface
SKUSnoop Control Unit
SDSecure Digital
STUDIOSecure Digital Input/Output
SDLCSynchronous Data Link Control
CDMASmart DMA
SIMSubscriber Identification Module
SNVSSecure Non-Volatile Storage
SoCSystem-on-Chip
SPBAShared Peripheral Bus Arbiter
SPDIFSony Phillips Digital Interface
SPISerial Peripheral Interface
SRAMStatic Random-Access Memory
SRCSystem Reset Controller
TFTThin-Film Transistor
TOPICTrace Port Interface Unit
TIGERTime Stamp Generator
TxTransmit
TASKTrustZone Address Space Controller
CARTUniversal Asynchronous Receiver/Transmitter
USBUniversal Serial Bus
USDHCUltra Secure Digital Host Controller
WDOGWatchdog
WLANWireless Local Area Network
WXGAWide Extended Graphics Array

1.4 Features
1.4.1 Arm Cortex-A53 MPCoreTM Platform

The i.MX 8M Family Applications Processors are based on the Arm Cortex-A53 MPCoreTM Platform, which has the following features:

  • Quad symmetric Cortex-A53 processors, including
  • 32 KB L1 Instruction Cache
  • 32 KB L1 Data Cache

Continue Reading This Reference Manual
Get entire reference manual (5319 pages, PDF)
Stay informed when design resources related to this product are updated.
Go to i.MX 8M Mini

i.MX 8M Plus Applications Processor Reference Manual, Rev. 1, 06/2021
NXP Semiconductors

Documents / Resources

NXP i.MX 8M Mini Applications Processor [pdf] Instruction Manual
i.MX 8M Mini Applications Processor, Mini Applications Processor, Applications Processor, Processor

References

Leave a comment

Your email address will not be published. Required fields are marked *