This document, DG0585, serves as a comprehensive demo guide for Microsemi's IGLOO2 field-programmable gate array (FPGA) devices. It focuses on demonstrating the utilization of the embedded PCI Express (PCIe) controller and the High-Performance Direct Memory Access (HPMS HPDMA) controller. The guide provides detailed instructions for setting up, programming, and running a reference design that facilitates efficient data transfers.
Explore how to achieve data movement between a host PC, the IGLOO2's Low Power DDR (LPDDR) memory, and its integrated Static Random-Access Memory (LSRAM) through the PCIe interface.
Key Features Demonstrated
- PCIe data plane interface functionality.
- DMA data transfers between host PC, LPDDR, and LSRAM.
- Comprehensive setup, programming, and execution of the demo application.
- Throughput measurement and analysis of data transfers.
- Observation of PCIe link status, configuration, and control features.
Target Audience & Resources
This guide is intended for FPGA designers and system-level designers seeking to leverage the advanced capabilities of the IGLOO2 FPGA platform.
For additional documentation and resources related to IGLOO2 devices, please visit the Microsemi website.
Related Documents
 |
IGLOO2 FPGA CoreTSE MAC 1000 Base-T Loopback Demo Guide This guide details the IGLOO2 FPGA CoreTSE MAC 1000 Base-T Loopback Demo, providing setup, simulation, and hardware testing instructions. It covers design requirements, prerequisites, and step-by-step procedures for implementing and verifying the Ethernet loopback functionality. |
 |
Microsemi SmartFusion2 Webserver Demo Guide: CoreTSE_AHB IP with lwIP and FreeRTOS This guide provides instructions on setting up and running a webserver demonstration using the Microsemi SmartFusion2 SoC FPGA, the CoreTSE_AHB IP, lwIP TCP/IP stack, and FreeRTOS. |
 |
SmartFusion2 SoC FPGA CoreTSE_AHB 1000 Base-T Loopback Demo Guide DG0637 This demo guide provides instructions for setting up and testing the SmartFusion2 SoC FPGA CoreTSE_AHB 1000 Base-T loopback design using Libero SoC v11.8. It covers design requirements, setup, programming, and evaluation methods. |
 |
Implementing JESD204B Interface Using SmartFusion2 Demo Guide This demo guide, DG0611, provides comprehensive instructions for implementing the JESD204B high-speed serial interface standard using Microsemi's SmartFusion2 SoC FPGA. It covers design requirements, simulation, hardware setup, GUI installation, and device programming, serving as a reference for high-speed serial interface applications. |
 |
Microsemi AC393: SmartFusion2 & IGLOO2 FPGA Board and Layout Design Guidelines Comprehensive application note from Microsemi providing essential board-level design guidance for SmartFusion2 SoC and IGLOO2 FPGAs, covering power supplies, SerDes, DDR, and more for optimal performance. |
 |
SmartFusion2 SoC FPGA SRAM Initialization Guide: eNVM and Libero SoC v11.7 This application note from Microsemi details methods for initializing Static Random Access Memory (SRAM) in SmartFusion2 SoC FPGAs using embedded Non-Volatile Memory (eNVM). It covers initialization via Cortex-M3 processor or fabric master logic, providing design examples and implementation guidance for Libero SoC v11.7. |
 |
Microsemi FlashPro6 Device Programmer Quickstart Guide Concise guide for the Microsemi FlashPro6 Device Programmer, detailing kit contents, hardware installation, software licensing, documentation, and support. Includes JTAG pinout information and troubleshooting tips. |
 |
PolarFire 12G-SDI Design Demo Guide DG0889 A guide detailing the setup and operation of the PolarFire 12G-SDI design demo, featuring dual camera modules, SDI transmission and reception, and HDMI output. |