ℹ️ Document Conversion Notice: This document has been converted from PDF and formatted to fit this screen. Diagrams and images may be available only in the original here.

Microsemi AC393: SmartFusion2 & IGLOO2 FPGA Board and Layout Design Guidelines

This application note from Microsemi provides essential board-level design guidance for engineers working with SmartFusion2 SoC and IGLOO2 FPGAs. It is designed to supplement standard PCB design practices, ensuring optimal performance, signal integrity, and reliability for complex electronic systems.

Key Design Areas Covered

Power supply design, including decoupling and sequencing
Managing surge current during device reset
Clocking strategies, crystal oscillators, and clock pins
Reset circuit implementation
JTAG and serial programming interfaces
SerDes interface design, layout, and simulation
LPDDR, DDR2, and DDR3 memory interface guidelines
User I/O pin configurations
Achieving robust two-rail designs and brownout detection (BOD)
Hardware board design checklists for verification

This document is published by Microsemi, a leader in semiconductor and system solutions. For further information and resources, please visit Microsemi's official website.

Google Docs
Google Drive
Download [pdf]

File Info : application/pdf, 102 Pages, 9.56MB

Microsemi SmartFusion2 IGLOO2 Board and Layout Design Guidelines Application Note AC393 V14 Acrobat Distiller 19.0 (Windows)

Related Documents

	SmartFusion2 SoC FPGA SRAM Initialization Guide: eNVM and Libero SoC v11.7 This application note from Microsemi details methods for initializing Static Random Access Memory (SRAM) in SmartFusion2 SoC FPGAs using embedded Non-Volatile Memory (eNVM). It covers initialization via Cortex-M3 processor or fabric master logic, providing design examples and implementation guidance for Libero SoC v11.7.
	Building MIPI CSI-2 Applications with SmartFusion2 and IGLOO2 FPGAs Microsemi's AC460 Application Note provides a comprehensive guide on building MIPI CSI-2 receive solutions using SmartFusion2 and IGLOO2 FPGAs. It covers design overview, Libero implementation details, limitations, and resource utilization, offering insights for developers.
	Implementing JESD204B Interface Using SmartFusion2 Demo Guide This demo guide, DG0611, provides comprehensive instructions for implementing the JESD204B high-speed serial interface standard using Microsemi's SmartFusion2 SoC FPGA. It covers design requirements, simulation, hardware setup, GUI installation, and device programming, serving as a reference for high-speed serial interface applications.
	IGLOO2 FPGA PCIe HPMS HPDMA Demo Guide (Libero SoC v11.6) Explore the IGLOO2 FPGA's PCIe data plane capabilities with this demo guide. Learn about HPMS HPDMA controller for efficient DMA transfers between host PC, LPDDR, and LSRAM. Covers setup, programming, and running the demo.
	Microsemi FPGA and SoC Product Catalog A comprehensive catalog of Microsemi's FPGA and SoC products, highlighting features, specifications, and applications for various industries including defense, automotive, industrial, and consumer markets.
	Microsemi DDR AXI Arbiter UG0644 User Guide This user guide provides comprehensive details on the Microsemi DDR AXI Arbiter, covering its hardware implementation, input/output signals, configuration parameters, timing diagrams, testbench setup procedures, and resource utilization on SmartFusion2 and PolarFire FPGAs.
	Microsemi Libero SoC STA Coverage Issue for SmartFusion2, IGLOO2, RTG4, PolarFire Technical advisory CN20022 from Microsemi addresses a Static Timing Analysis (STA) coverage issue in Libero SoC software affecting SmartFusion2, IGLOO2, RTG4, and PolarFire product families. Details impact and required actions.
	SmartFusion2 and IGLOO2 Macro Library Guide Explore the SmartFusion2 and IGLOO2 Macro Library Guide from Microsemi. This document details FPGA macros, naming conventions, and usage for digital design, featuring combinatorial, sequential, RAM, I/O, and clocking elements.