ℹ️ Document Conversion Notice: This document has been converted from PDF and formatted to fit this screen. Diagrams and images may be available only in the original here.

Intel® FPGA SDK for OpenCL™ Arria® 10 GX FPGA Development Kit Reference Platform Porting Guide

This guide provides essential procedures and design considerations for modifying the Intel® Arria® 10 GX FPGA Development Kit Reference Platform (a10_ref) into a custom platform. It is designed for experienced FPGA designers familiar with Intel's FPGA design tools and concepts, enabling them to effectively use the Intel FPGA Software Development Kit (SDK) for OpenCL™.

Key topics covered include:

Understanding the reference platform's prerequisites and features.
Developing and integrating your own custom FPGA platform.
Detailed design architecture, including PCIe communication, DDR4 memory, and system design considerations.
Navigating the Intel Quartus Prime compilation flow and associated scripts.
Troubleshooting common porting issues.

The Intel FPGA SDK for OpenCL is based on a published Khronos specification. For conformance status, visit Khronos Conformance.

Google Docs
Google Drive
Download [pdf]

File Info : application/pdf, 74 Pages, 1.42MB

ug-aocl-a10pciedk-platform Antenna House PDF Output Library 6.6.1359 (Linux64)

Related Documents

	Intel FPGA AI Suite Getting Started Guide \| Accelerate AI Inference on FPGAs Learn how to accelerate Artificial Intelligence (AI) inference on Intel FPGAs with the Intel FPGA AI Suite. This guide provides installation instructions, prerequisites, and a quick start tutorial for using the suite with supported hardware like Intel Agilex and Arria 10 FPGAs.
	Native Loopback Accelerator Functional Unit (AFU) User Guide This user guide provides detailed information on the Native Loopback Accelerator Functional Unit (AFU), including its overview, sample accelerator functions, control and status register descriptions, and test modes. It is updated for Intel Acceleration Stack for Intel Xeon CPU with FPGAs versions 1.2 and 2.0.
	Intel® SoC FPGA Embedded Development Suite (SoC EDS) User Guide This user guide provides a comprehensive overview of the Intel® SoC FPGA Embedded Development Suite (SoC EDS), a tool suite for embedded software development on Intel FPGA SoC devices. It covers installation, toolchains, development roles, bootloader management, hardware libraries, flash programming, compilers, and device tree generation, updated for Intel Quartus Prime Design Suite 20.1.
	Intel Agilex 7 M-Series FPGA Network-on-Chip (NoC) User Guide Explore the Intel Agilex 7 M-Series FPGA Network-on-Chip (NoC) subsystem with this comprehensive user guide. Learn about its architecture, design flow, IP integration, simulation, and power estimation for high-bandwidth data movement between FPGA logic and memory resources like HBM2e and DDR5.
	Intel Agilex 7 M-Series FPGA Network-on-Chip (NoC) User Guide User guide detailing the Network-on-Chip (NoC) subsystem for Intel Agilex 7 M-Series FPGAs, covering architecture, design flow, memory interfaces (HBM2e, DDR5), AXI4 protocol, simulation, and power estimation for high-bandwidth applications.
	OCT Intel® FPGA IP User Guide This user guide provides detailed information on the OCT Intel FPGA IP, including its features, functional description, parameter settings, signals, and QSF assignments. It supports Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices, offering dynamic on-chip termination for improved signal integrity. The guide also covers IP migration from older ALTOCT IP cores and design example generation.
	Intel® FPGA Design Flow for Xilinx® Users: A Comprehensive Guide This application note guides Xilinx designers in migrating their FPGA designs to Intel® Quartus® Prime Pro Edition software, covering technology comparison, tool equivalencies, and detailed conversion steps for primitives, IP cores, and constraints.
	Intel® FPGA Fronthaul Compression IP User Guide User guide for Intel® FPGA Fronthaul Compression IP, detailing features like μ-law/block floating-point compression, O-RAN compliance, installation, and parameterization for telecommunications applications.