ℹ️ Document Conversion Notice: This document has been converted from PDF and formatted to fit this screen. Diagrams and images may be available only in the original here.

Intel® Stratix® 10 HPS Remote System Update User Guide

This document serves as the comprehensive user guide for the Intel® Stratix® 10 Hard Processor System (HPS) Remote System Update (RSU) solution. It provides detailed information on how to manage and perform reliable system updates for Intel Stratix 10 SoC devices.

The guide covers essential aspects including the RSU solution's features, various use cases from manufacturing to operational updates, detailed explanations of the Quad SPI flash layout, and the software support required for implementation. It also offers practical examples and procedures for utilizing U-Boot and Linux environments for RSU operations.

Explore the capabilities of the RSU system to ensure robust and efficient updates for your Intel Stratix 10 hardware designs.

Google Docs
Google Drive
Download [pdf]

File Info : application/pdf, 135 Pages, 1.74MB

ug-s10-soc-hps-rsu-683021-774242 Antenna House PDF Output Library 6.6.1359 (Linux64)

Related Documents

	Intel® Arria® 10 Hard Processor System Technical Reference Manual Comprehensive technical reference manual detailing the Intel® Arria® 10 Hard Processor System (HPS), including its Arm® Cortex®-A9 MPCore™ processors, peripherals, system interconnect, and integration with FPGA fabric. Covers clock management, reset, security, memory interfaces, and various communication protocols.
	Intel® SoC FPGA Embedded Development Suite (SoC EDS) User Guide This user guide provides a comprehensive overview of the Intel® SoC FPGA Embedded Development Suite (SoC EDS), a tool suite for embedded software development on Intel FPGA SoC devices. It covers installation, toolchains, development roles, bootloader management, hardware libraries, flash programming, compilers, and device tree generation, updated for Intel Quartus Prime Design Suite 20.1.
	Intel® Agilex™ Hard Processor System Technical Reference Manual A comprehensive technical reference manual for the Intel® Agilex™ Hard Processor System (HPS), detailing its architecture, components, and functionalities. This manual is essential for developers working with Intel Agilex FPGAs.
	Intel AN 932: Flash Access Migration Guidelines for SDM-Based Devices This Intel application note (AN 932) provides comprehensive guidelines for migrating flash access and Remote System Update (RSU) operations from control block-based FPGA devices to SDM-based architectures, covering Intel Arria 10, Stratix 10, and Agilex devices.
	Intel Stratix 10 Hard Processor System Technical Reference Manual A comprehensive technical reference manual detailing the Intel Stratix 10 Hard Processor System (HPS), including its architecture, components, and functionality. This manual is updated for the Intel Quartus Prime Design Suite version 21.1.
	Intel® FPGA SDK for OpenCL™ Arria® 10 GX FPGA Development Kit Reference Platform Porting Guide This comprehensive guide details the Intel® Arria® 10 GX FPGA Development Kit Reference Platform Porting Guide. It covers essential procedures, design considerations, and integration steps for customizing the platform with the Intel FPGA SDK for OpenCL, targeting experienced FPGA developers.
	DSP Builder for Intel® FPGAs Release Notes Comprehensive release notes for Intel® DSP Builder for FPGAs, detailing version updates, new features, bug fixes, and system requirements for software versions 22.4 and earlier, including revision history and MATLAB dependencies.
	Intel Stratix 10 E-tile Hard IP Design Examples: Ethernet, CPRI PHY, and Dynamic Reconfiguration User Guide This user guide provides detailed information and examples for implementing Ethernet, CPRI PHY, and Dynamic Reconfiguration using the E-tile Hard IP on Intel Stratix 10 devices. It covers design generation, simulation, compilation, and hardware testing for various configurations.