Manuals+

AN 932: Flash Access Migration Guidelines

Document ID: 683127 | Version: 2020.12.21

Introduction to Flash Access Migration

This document provides essential guidelines for implementing flash access and Remote System Update (RSU) operations on various Intel FPGA devices. It specifically addresses the migration process from older control block-based architectures to the newer Secure Device Manager (SDM)-based designs.

Key Device Families and Architectures

The guidelines cover migration strategies for the following Intel FPGA families:

It details the differences in flash access and RSU operations between control block-based devices (like Arria 10 and V-series) and SDM-based devices (like Stratix 10 and Agilex).

Core Technologies and Interfaces

The document explores the use of various Intel FPGA IP cores and interfaces crucial for flash management and updates, including:

It also discusses the supported QSPI devices and provides comparisons between different IP solutions for optimal design choices.

Models: AN 932 Flash Access Migration Guidelines from Control Block Based Devices to SDM Based Devices, AN 932, Flash Access Migration Guidelines from Control Block Based Devices to SDM Based Devices, Flash Access Migration Guidelines

File Info : application/pdf, 9 Pages, 137.20KB

PDF preview unavailable. Download the PDF instead.

666925?fileName=an932-683127-666925

References

Antenna House PDF Output Library 6.6.1359 (Linux64)

Related Documents

Preview Intel FPGA IP Core User Guide: Generic Serial Flash Interface
This user guide provides detailed information on Intel's Generic Serial Flash Interface FPGA IP core, covering its features, parameters, register map, and reference design for accessing SPI flash devices.
Preview Intel Quartus Prime Pro Edition Generic Flash Programmer User Guide
A comprehensive user guide for the Intel Quartus Prime Pro Edition Generic Flash Programmer. This document details how to use the programmer to load FPGA configuration bitstreams into Quad SPI flash memory devices, covering initialization, programming, erasing, verifying, and examining flows for various Intel FPGA families like Stratix 10, Arria 10, and Cyclone 10 GX. It also explains security features such as bitstream encryption and authentication.
Preview Intel® SoC FPGA Embedded Development Suite (SoC EDS) User Guide
This user guide provides a comprehensive overview of the Intel® SoC FPGA Embedded Development Suite (SoC EDS), a tool suite for embedded software development on Intel FPGA SoC devices. It covers installation, toolchains, development roles, bootloader management, hardware libraries, flash programming, compilers, and device tree generation, updated for Intel Quartus Prime Design Suite 20.1.
Preview Intel® FPGA IP GPIO User Guide for Arria® 10 and Cyclone® 10 GX Devices
This user guide details the Intel® FPGA IP GPIO core, covering its features, data paths, interface signals, parameter settings, and timing for Intel® Arria® 10 and Intel® Cyclone® 10 GX devices. It includes migration guidelines and design examples for FPGA developers.
Preview Intel FPGA Parallel Flash Loader IP Core User Guide: Programming and Configuration
Comprehensive user guide for the Intel FPGA Parallel Flash Loader (PFL) IP core, detailing its use for programming flash memory devices and configuring Intel FPGAs. Covers supported devices, functional descriptions, usage procedures, and timing specifications.
Preview Intel® Stratix® 10 HPS Remote System Update User Guide
A comprehensive guide detailing the Intel Stratix 10 Hard Processor System (HPS) Remote System Update (RSU) solution, covering features, use cases, flash layout, software support, and practical examples for reliable system updates.
Preview Intel® FPGA Fronthaul Compression IP User Guide
User guide for Intel® FPGA Fronthaul Compression IP, detailing features like μ-law/block floating-point compression, O-RAN compliance, installation, and parameterization for telecommunications applications.
Preview OCT Intel® FPGA IP User Guide
This user guide provides detailed information on the OCT Intel FPGA IP, including its features, functional description, parameter settings, signals, and QSF assignments. It supports Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices, offering dynamic on-chip termination for improved signal integrity. The guide also covers IP migration from older ALTOCT IP cores and design example generation.