Intel Corporation, history — Intel Corporation, stylized as intel, is an American multinational corporation and technology company headquartered in Santa Clara Their official website is Intel.com.
A directory of user manuals and instructions for Intel products can be found below. Intel products are patented and trademarked under the brand’s Intel Corporation.
Contact Info:
Address: 2200 Mission College Blvd, Santa Clara, CA 95054, United States
Learn how to inject errors into the configuration RAM of Intel's FPGA devices with the UG-01173 Fault Injection FPGA IP Core User Guide. This guide provides step-by-step instructions and features for simulating soft errors and testing system responses. Compatible with Intel Arria® 10, Intel Cyclone® 10 GX, and Stratix® V family devices.
Learn how to retrieve and store error register message contents for Intel FPGA devices with the Error Message Register Unloader FPGA IP Core. This user guide covers supported models, features, and performance estimates. Optimize your device's functionality and access EMR information simultaneously.
Learn how to utilize the ALTERA_CORDIC IP Core, featuring fixed-point functions and CORDIC algorithm. This user guide provides functional descriptions, parameters, and signals for VHDL and Verilog HDL code generation. Supports Intel's DSP IP Core Device Family.
Learn about the features and benefits of the Intel BCH IP Core, including its high-performance fully parameterizable encoder or decoder for error detection and correction. This user manual provides guidelines for project management best practices, creating version-independent IP and Qsys simulation scripts, and more. Explore the related information and archives to find user guides for previous versions of the BCH IP Core.
Learn how to dynamically calibrate I/O with the OCT Intel FPGA IP, available for Intel Stratix® 10, Arria® 10, and Cyclone® 10 GX devices. This user manual provides information on migrating from previous devices and features support for up to 12 on-chip terminations. Get started with the OCT FPGA IP today.
The UG-01155 IOPLL FPGA IP Core User Guide provides detailed instructions on how to configure and use the Intel® FPGA IP Core for Arria® 10 and Cyclone® 10 GX devices. With support for six different clock feedback modes and up to nine clock output signals, this IP core is a versatile tool for FPGA designers. This updated guide for Intel Quartus Prime Design Suite 18.1 also covers PLL dynamic phase shift and adjacent PLL input for PLL cascading mode.
Learn all about the 4G Turbo-V Intel® FPGA IP with this user manual. With features like Turbo codes and FEC, this accelerator is perfect for vRAN applications. Explore the downlink and uplink accelerators, along with device family support.
Learn about OPAE FPGA Linux Device Driver Architecture for Intel platforms in this user manual. Explore hardware architecture, virtualization, and FPGA Management Engine functions to optimize performance and power management. Get started with the OPAE Intel FPGA driver today.
This user manual is for the AN 829 PCI Express* Avalon®-MM DMA Reference Design. It showcases the performance of Intel® Arria® 10, Cyclone® 10 GX, and Stratix® 10 Hard IP for PCIe* with an Avalon-MM interface and a high-performance DMA controller. The manual includes a Linux software driver, block diagrams, and system performance metrics. Learn more about evaluating PCIe protocol performance with this reference design.
Learn about the ASMI Parallel II Intel FPGA IP, an advanced IP core that enables direct flash access and control register for other operations. This user manual covers all Intel FPGA device families and is supported in the Quartus Prime software version 17.0 and onwards. Find out more about this powerful tool for remote system updates and storage of SEU Sensitivity Map Header Files.
