PSoC® Arm® Cortex® Code Optimization

This application note from Cypress provides in-depth guidance on optimizing C and assembler code for the Arm Cortex CPUs integrated into PSoC 4 and PSoC 5LP devices. It is designed for developers looking to enhance CPU performance, improve memory architecture utilization, and reduce power consumption in their embedded applications.

The document covers essential topics including compiler specifics for gcc and Keil MDK, understanding PSoC 4 and PSoC 5LP architectures, efficient variable access, mixing C and assembler code, leveraging special-function instructions, and managing memory placement with linker scripts. It aims to help engineers tackle advanced challenges like fitting applications into limited memory or meeting strict timing constraints.

For the latest version of this application note and its associated project files, please visit: www.cypress.com/go/AN89610

PDF preview unavailable. Download the PDF instead.

001-89610 AN89610 PSoC ARM Cortex Code Optimization Microsoft Word 2016

Related Documents

Preview Getting Started with PSoC 5LP
This application note introduces the PSoC 5LP, an Arm Cortex-M3-based programmable system-on-chip, detailing its architecture, development environment, and how to create a simple design using PSoC Creator. It guides users to resources for in-depth learning.
Preview Cypress PSoC Creator 2.2 Component Pack 5 Release Notes
Official release notes for Cypress PSoC Creator version 2.2 Component Pack 5, detailing new components, software features, system requirements, supported devices, and resolved defects for embedded development.
Preview Cypress CY8CKIT-059 PSoC 5LP Prototyping Kit Release Notes
Release notes for the Cypress CY8CKIT-059 PSoC 5LP Prototyping Kit, detailing kit content, software requirements like PSoC Creator and PSoC Programmer, and links to installation guides and technical support.
Preview Cypress CYBL10x7x Programming Specifications
Detailed programming specifications for Cypress CYBL10x7x, CY8C4128_BL, CY8C4248_BL (256K), CY8C4246_L, CY8C4247_L, CY8C4248_L devices, covering communication interface, programming algorithms, and hex file format.
Preview Cypress PSoC 3/PSoC 5LP Trim and Margin Code Example
This document details the CE95387 code example for Cypress PSoC 3 and PSoC 5LP microcontrollers, focusing on the Trim and Margin Component for power converter voltage adjustment and monitoring. It covers hardware setup, software configuration, component parameters, pin assignments, and operational modes, including manual trimming, margining, and rail control.
Preview Cypress CY8CKIT-002 PSoC MiniProg3 Program and Debug Kit
The Cypress CY8CKIT-002 PSoC MiniProg3 is a development kit for programming and debugging PSoC microcontrollers. It supports SWD, JTAG, ISSP, and USB-I2C protocols and features hardware improvements in revision B, enhancing power cycle programming, ESD protection, and voltage detection.
Preview PSoC 6 Wi-Fi BT Prototyping Kit Guide
This guide provides comprehensive information on the PSoC 6 Wi-Fi BT Prototyping Kit (CY8CPROTO-062-4343W), detailing its features, operation, and development capabilities using ModusToolbox.
Preview Cypress PSoC 4 Watchdog Timer Reset and Interrupt Guide
This guide from Cypress details how to implement watchdog timer reset and interrupt functionalities in PSoC 41xx/42xx devices. It covers three example projects demonstrating system reset, deep sleep wake-up, and combined features, along with hardware and software setup instructions.