eSRAM Intel FPGA IP

ọja Alaye
Ọja naa jẹ Intel FPGA IP, eyiti o ni ibamu pẹlu sọfitiwia Intel Quartus Prime Design Suite. IP naa ni awọn ẹya oriṣiriṣi ti o baamu awọn ẹya sọfitiwia titi v19.1. Bibẹrẹ lati ẹya sọfitiwia 19.2, ero ẹya tuntun kan ti ṣe agbekalẹ fun Intel FPGA IP.
Awọn ẹya IP jẹ bi atẹle:
Ẹya | Ọjọ | Intel Quartus NOMBA Version | Apejuwe | Ipa |
---|---|---|---|---|
v20.1.0 | 2022.09.26 | 22.3 | Isopọmọ paati Intel AgilexTM eSRAM IP eto paati support ni Platform onise ọpa. |
ISO 9001: 2015 forukọsilẹ |
v20.0.0 | 2021.10.04 | 21.3 | Ṣe imudojuiwọn ch{0-7}_ecc_dec_eccmode ati ch{0-7}_ecc_enc_eccmode paramita to ECC_DISABLED fun ajeku ebute oko. |
Igbesoke IP ni a nilo lati gba akopọ iwe-iwọle apẹrẹ pẹlu Intel Quartus Prime Pro Edition sọfitiwia ẹya 21.3. |
v19.2.1 | 2021.06.29 | 21.2 | Ti ṣe atunṣe irufin idaduro nipasẹ fifi kun (* altera_attribute = -orukọ HYPER_REGISTER_DELAY_CHAIN 100*) si eSRAM Intel Agilex FPGA IP. |
Iyipada naa jẹ iyan. Igbesoke IP kan nilo ti IP rẹ ko le pade sipesifikesonu iṣẹ ṣiṣe ti o pọju nitori idaduro ṣẹ. |
v19.2.0 | 2020.12.14 | 19.4 | Yọ koodu ECC ti o ni agbara kuro ati decoder — fori ẹya-ara. |
N/A |
v19.1.1 | 2019.07.01 | 19.2 | Itusilẹ akọkọ fun awọn ẹrọ Intel Agilex. | N/A |
Ti akọsilẹ itusilẹ ko ba wa fun ẹya IP kan pato, o tumọ si pe ko si awọn ayipada ninu ẹya yẹn.
Akiyesi: Nọmba Intel FPGA IP ẹya (XYZ) le yipada pẹlu ẹya sọfitiwia Intel Quartus Prime kọọkan.
Awọn ilana Lilo ọja
Lati lo Intel FPGA IP, tẹle awọn igbesẹ wọnyi:
- Rii daju pe o ni sọfitiwia Intel Quartus Prime Design Suite ti o baamu sori ẹrọ rẹ.
- Ṣe igbasilẹ ẹya Intel FPGA IP ti o baamu ti o baamu ẹya sọfitiwia rẹ.
- Jade kuro ni gbaa lati ayelujara IP files si ipo ti o dara lori kọnputa rẹ.
- Ṣii sọfitiwia Intel Quartus Prime ki o ṣẹda iṣẹ akanṣe tuntun tabi ṣii iṣẹ akanṣe ti o wa tẹlẹ.
- Ninu awọn eto iṣẹ akanṣe tabi katalogi IP, wa ki o ṣafikun Intel FPGA IP si iṣẹ akanṣe rẹ.
- Tunto awọn ipilẹ IP ni ibamu si awọn ibeere rẹ.
- So IP pọ si awọn paati miiran tabi awọn modulu ninu apẹrẹ rẹ nipa lilo ohun elo Apẹrẹ Platform.
- Rii daju pe eyikeyi awọn iṣagbega IP pataki ti ṣe ti o ba jẹ pato ninu alaye ọja naa.
- Ṣe akopọ ati rii daju apẹrẹ rẹ nipa lilo sọfitiwia Intel Quartus Prime.
- Tẹsiwaju pẹlu awọn igbesẹ siwaju gẹgẹbi fun awọn ibeere apẹrẹ rẹ ati awọn ibi-afẹde akanṣe.
eSRAM Intel® Agilex™ FPGA IP
Awọn akọsilẹ Tu silẹ
Ti akọsilẹ itusilẹ ko ba wa fun ẹya IP kan pato, IP ko ni awọn ayipada ninu ẹya yẹn. Fun alaye lori awọn idasilẹ IP imudojuiwọn to v18.1, tọka si Intel® Quartus® Prime Design Suite Awọn akọsilẹ Tu silẹ.
Awọn ẹya Intel FPGA IP ibaamu awọn ẹya sọfitiwia Intel Quartus Prime Design Suite titi di v19.1. Bibẹrẹ ni Intel Quartus Prime Design Suite sọfitiwia ẹya 19.2, Intel FPGA IP ni ero ti ikede tuntun kan.
Nọmba Intel FPGA IP ẹya (XYZ) le yipada pẹlu ẹya sọfitiwia Intel Quartus Prime kọọkan.
- X tọkasi atunyẹwo pataki ti IP. Ti o ba ṣe imudojuiwọn sọfitiwia Intel Quartus Prime, o gbọdọ tun IP ṣe.
- Y tọkasi IP pẹlu awọn ẹya tuntun. Tun IP rẹ ṣe lati ni awọn ẹya tuntun wọnyi.
- Z tọkasi IP pẹlu awọn ayipada kekere. Tun IP rẹ ṣe lati fi awọn ayipada wọnyi kun.
Alaye ti o jọmọ
- Intel Quartus Prime Design Suite Update Tu Awọn akọsilẹ
- Intel Agilex™ Itọsọna olumulo Iranti ti a fi sii
- Errata fun eSRAM Intel Agilex™ FPGA IP ni ipilẹ Imọ
eSRAM Intel Agilex FPGA IP v20.1.0
Table 1. v20.1.0 2022.09.26
Intel Quartus NOMBA Version | Apejuwe | Ipa |
22.3 | Ti ṣiṣẹ Intel Agilex ™ eSRAM IP eto asopọ ẹya ara ẹrọ ni irinṣẹ Oluṣeto Platform. | Igbesoke IP jẹ iyan ni Intel Quartus Prime Pro Edition sọfitiwia ẹya 22.3.
|
eSRAM Intel Agilex FPGA IP v20.0.0
Table 2. v20.0.0 2021.10.04
Intel Quartus NOMBA Version | Apejuwe | Ipa |
21.3 | Ṣe imudojuiwọn ch{0-7}_ecc_dec_eccmode ati ch{0-7}_ecc_enc_eccmode paramita si ECC_DISABLED fun awọn ebute oko oju omi ti ko lo. | Igbesoke IP ni a nilo lati gba akopọ iwe-aṣẹ apẹrẹ pẹlu Intel Quartus Prime Pro Edition sọfitiwia ẹya 21.3. |
Table 3. v19.2.1 2021.06.29
Intel Quartus NOMBA Version | Apejuwe | Ipa |
21.2 | Ti ṣe atunṣe irufin idaduro nipasẹ fifi kun (* altera_attribute = “-name HYPER_REGISTER_DELAY_CHAIN 100″*) si eSRAM Intel Agilex FPGA IP. | Iyipada naa jẹ iyan. O nilo lati ṣe igbesoke IP kan ti IP rẹ ko ba le pade sipesifikesonu iṣẹ ṣiṣe ti o pọju nitori irufin idaduro. |
eSRAM Intel Agilex FPGA IP v19.2.0
Table 4. v19.2.0 2020.12.14
Intel Quartus NOMBA Version | Apejuwe | Ipa |
19.4 | Yọ koodu ECC ti o ni agbara kuro ati ẹya-ara fori decoder. | — |
eSRAM Intel Agilex FPGA IP v19.1.1
Table 5. v19.1.1 2019.07.01
Intel Quartus NOMBA Version | Apejuwe | Ipa |
19.2 | Itusilẹ akọkọ fun awọn ẹrọ Intel Agilex. | — |
Awọn akọsilẹ itusilẹ eSRAM Intel FPGA IP (Awọn ẹrọ Intel Stratix® 10)
Ti akọsilẹ itusilẹ ko ba wa fun ẹya IP kan pato, IP ko ni awọn ayipada ninu ẹya yẹn. Fun alaye lori awọn idasilẹ IP imudojuiwọn to v18.1, tọka si Intel Quartus Prime Design Suite Awọn akọsilẹ Tu silẹ.
Awọn ẹya Intel FPGA IP ibaamu awọn ẹya sọfitiwia Intel Quartus Prime Design Suite titi di v19.1. Bibẹrẹ ni Intel Quartus Prime Design Suite sọfitiwia ẹya 19.2, Intel FPGA IP ni ero ti ikede tuntun kan.
Nọmba Intel FPGA IP ẹya (XYZ) le yipada pẹlu ẹya sọfitiwia Intel Quartus Prime kọọkan. Iyipada ninu:
- X tọkasi atunyẹwo pataki ti IP. Ti o ba ṣe imudojuiwọn sọfitiwia Intel Quartus Prime, o gbọdọ tun IP ṣe.
- Y tọkasi IP pẹlu awọn ẹya tuntun. Tun IP rẹ ṣe lati ni awọn ẹya tuntun wọnyi.
- Z tọkasi IP pẹlu awọn ayipada kekere. Tun IP rẹ ṣe lati fi awọn ayipada wọnyi kun.
Alaye ti o jọmọ
- Intel Quartus Prime Design Suite Update Tu Awọn akọsilẹ
- Intel Stratix® 10 Ifibọ Memory User Itọsọna
- Errata fun eSRAM Intel FPGA IP ni Ipilẹ Imọ
eSRAM Intel FPGA IP v19.2.0
Table 6. v19.2.0 2022.09.26
Intel Quartus NOMBA Version | Apejuwe | Ipa |
22.3 | Ṣiṣẹ Intel Stratix® 10 eSRAM IP eto asopọ paati support ni Platform onise ọpa. | Igbesoke IP jẹ iyan ni Intel Quartus Prime Pro Edition sọfitiwia ẹya 22.3.
|
eSRAM Intel FPGA IP v19.1.5
Table 7. v19.1.5 2020.10.12
Intel Quartus NOMBA Version | Apejuwe | Ipa |
20.3 | Imudojuiwọn apejuwe fun Mu Ipo Agbara Kekere ṣiṣẹ ninu eSRAM Intel FPGA IP olootu paramita. | — |
eSRAM Intel FPGA IP v19.1.4
Table 8. v19.1.4 2020.08.03
Intel Quartus NOMBA Version | Apejuwe | Ipa |
20.2 | Fun lorukọ mii I/O PLL filelorukọ lati yọkuro ifiranṣẹ ikilọ lati IOPLL file.
Ti awọn eSRAM meji ba ni awọn paramita PLL kanna (igbohunsafẹfẹ aago PLL ati igbohunsafẹfẹ aago PLL ti o fẹ), ifiranṣẹ ikilọ naa le jẹ kọbikita. Ti awọn eSRAM meji ba ni awọn aye PLL oriṣiriṣi, lẹhin akopọ wọn yoo ṣeto si awọn igbohunsafẹfẹ PLL kanna ti o mu lati ọkan ninu awọn aye eSRAM Intel FPGA IP. Tọkasi awọn Quartus Fitter iroyin ➤ Ètò Stage ➤ Akopọ Lilo PLL lati ṣe akiyesi awọn igbohunsafẹfẹ eSRAM IOPLL ti a ṣe. Imudojuiwọn IP nilo nigbati paramita PLL fun eSRAM mejeeji yatọ. |
— |
eSRAM Intel FPGA IP v19.1.3
Table 9. v19.1.3 2019.10.11
Intel Quartus NOMBA Version | Apejuwe | Ipa |
19.3 | Imudojuiwọn apejuwe fun Igbohunsafẹfẹ Aago Itọkasi PLL ninu eSRAM Intel FPGA IP olootu paramita. | — |
eSRAM Intel FPGA IP v18.1
Table 10. v18.1 2018.10.03
Intel Quartus NOMBA Version | Apejuwe | Ipa |
18.1 | Yọ iforukọsilẹ HIPI kuro fun iopll_lock2core_reg. | O le ṣe igbesoke ipilẹ IP rẹ. |
eSRAM Intel FPGA IP v18.0
Table 11. v18.0 le 2018
Apejuwe | Ipa |
Fun lorukọmii Abinibi eSRAM IP mojuto si eSRAM Intel FPGA IP gẹgẹbi fun isọdọtun Intel. | — |
Ṣafikun ifihan agbara wiwo tuntun kan:
eSRAM IOPLL titiipa ipo. |
— |
Alaye ti o jọmọ
- Ifihan to Intel FPGA IP ohun kohun
- Intel Stratix 10 Ifibọ Memory User Itọsọna
- Errata fun awọn ohun kohun IP miiran ni Ipilẹ Imọ
Abinibi eSRAM IP mojuto v17.1
Table 12. v17.1 Kọkànlá Oṣù 2017
Apejuwe | Ipa |
Itusilẹ akọkọ. Ipilẹ IP yii wa nikan ni awọn ẹrọ Intel Stratix 10. | — |
Alaye ti o jọmọ
- Ifihan to Intel FPGA IP ohun kohun
- Intel Stratix 10 Ifibọ Memory User Itọsọna
- Errata fun awọn ohun kohun IP miiran ni Ipilẹ Imọ
Intel Stratix 10 Ifibọ Memory User Itọsọna Archives
Fun awọn ẹya tuntun ati tẹlẹ ti itọsọna olumulo yii, tọka si Itọsọna olumulo iranti Intel® Stratix® 10 Ti a fi sii. Ti IP tabi ẹya sọfitiwia ko ba ṣe akojọ, itọsọna olumulo fun IP iṣaaju tabi ẹya sọfitiwia kan.
eSRAM Intel® FPGA IP Awọn akọsilẹ Tu
Awọn iwe aṣẹ / Awọn orisun
![]() |
Intel eSRAM Intel FPGA IP [pdf] Itọsọna olumulo eSRAM Intel FPGA IP, Intel FPGA IP, FPGA IP, IP |