How many on-chip terminations (OCT) blocks does the OCT Intel FPGA IP support?
The OCT Intel FPGA IP supports up to 12 on-chip terminations (OCT) blocks. These blocks can be used to dynamically calibrate I/O with reference…
Manuals+ Q&A
Intel questions & answers
Browse answered questions about Intel, including setup, troubleshooting, compatibility and maintenance.
Browse topics
Answered questions
Newest questionsHow to use Board Management Controller to upgrade Intel FPGA Programmable Acceleration Card firmware and flash?
To update the firmware and FPGA flash on the Intel FPGA Programmable Acceleration Card N3000, you can use the Board Management Controller (BMC) and…
How can I generate the hardware design example for the Intel 50G Ethernet IP core?
To generate the hardware design example for the Intel 50G Ethernet IP core, you need to follow these steps: 1. Open the Intel Quartus…
How to test memory reads, writes, bandwidth, and latency with Native Loopback Accelerator Functional Unit?
To use the Native Loopback Accelerator Functional Unit (AFU) for testing memory reads and writes, bandwidth, and latency, follow these steps: 1. Make sure…
How do I set up the 8K DisplayPort Video Format Conversion Design Example?
To set up the 8K DisplayPort Video Format Conversion Design Example, you will need specific hardware and software. Here are the steps to set…
How to create Low Latency E-Tile 40G Ethernet Intel FPGA IP core hardware design and testbench?
To generate the hardware design example and testbench for the Low Latency E-Tile 40G Ethernet Intel FPGA IP core, follow these steps: 1. Open…
What is Scalable Switch Intel for PCI Express configuration for embedded endpoints instead of downstream ports?
To configure the Scalable Switch Intel FPGA IP for PCI Express to support embedded endpoints instead of discrete downstream ports, you can use the…
How do I generate and configure the EMIF IP for the Intel Stratix 10 FPGA?
1 To generate and configure the EMIF IP for the Intel Stratix 10 FPGA, follow these steps: 1. Launch the Intel Quartus Prime software…
How to generate an example design for Intel Arria 10 external memory interfaces using EMIF IP?
To generate an example design for the Intel Arria 10 external memory interfaces using the EMIF IP, follow these steps: 1. Launch the Intel…
How do I simulate an Intel Quartus Prime Pro Edition design using ModelSim - Intel FPGA Edition?
To simulate an Intel Quartus Prime Pro Edition design using ModelSim - Intel FPGA Edition, follow these steps: 1. Open the Example Design: Download…
How do I install the Intel Stratix 10 SoC UEFI Boot Loader?
To install the Intel Stratix 10 SoC UEFI Boot Loader, you need to follow these steps: 1. Install the Intel SoC FPGA Embedded Development…
How many vias should I use per trace when designing a board with the HDMI Intel FPGA IP?
When designing a board with the HDMI Intel FPGA IP, it is recommended to use no more than two vias per trace and to…
How to customize parameters of Cyclone 10 GX Native Fixed Point DSP IP core using parameter editor?
To customize the parameters of the Cyclone 10 GX Native Fixed Point DSP IP core, you can use the parameter editor in the Intel…
How does the 4G Turbo-V Intel FPGA IP work?
The 4G Turbo-V Intel FPGA IP is a forward-error correction (FEC) channel code that improves the energy efficiency of wireless communication systems. It is…
How do I configure the IOPLL IP core in the Intel Quartus Prime Design Suite?
To configure the IOPLL IP core in the Intel Quartus Prime Design Suite, you need to follow these steps: 1. Open the IP Catalog…
How can I use the ASMI Parallel II Intel FPGA IP to read and write data to external flash devices?
To use the ASMI Parallel II Intel FPGA IP for reading and writing data to external flash devices, you need to follow these steps:…
How do I parameterize the Intel Cyclone 10 Native Floating-Point DSP FPGA IP?
To parameterize the Intel Cyclone 10 Native Floating-Point DSP FPGA IP, follow these steps: 1. Open Intel Quartus Prime Pro Edition and create a…
Can I export my design from Intel Stratix 10 GX 400/SX 400 HF35 to 650/650?
Yes, you can migrate your design from the HF35 package of Intel Stratix 10 GX 400/SX 400 to Intel Stratix 10 GX 650/SX 650.…
How can I configure and access FPGA accelerators using the OPAE Intel FPGA Linux Device Driver?
To configure and access FPGA accelerators using the OPAE Intel FPGA Linux Device Driver, you can follow these steps: 1. Enumerate the FPGA device:…
How do I set up the Intel AN PCI Express Avalon MM DMA Reference Design?
To set up the Intel AN 829 PCI Express Avalon MM DMA Reference Design, you will need the following hardware and software requirements: Hardware…
How can I implement hierarchical partial reconfiguration on the Intel Arria 10 SoC Development Board?
To implement hierarchical partial reconfiguration on the Intel Arria 10 SoC Development Board, you can follow the steps outlined in the "Hierarchical Partial Reconfiguration…
How many adaptive logic modules (ALMs) are there in each logic array block (LAB) in the Intel Agilex devices?
Each LAB in the Intel Agilex devices contains a total of 10 ALMs. The LAB is composed of these ALMs, which are basic building…
How to install an M.2 SSD or Intel Optane Memory Module in Intel Home & Business Desktop Mainstream Kit?
To install an M.2 SSD or Intel Optane Memory Module in the Intel NUC11PAHi7 Home & Business Desktop Mainstream Kit, follow these steps: 1.…
How can I select the appropriate temperature sensing chip for my application?
When selecting a temperature sensing chip for your application, there are several factors to consider. The Intel AN 769 FPGA Remote Temperature Sensing Diode…