ANGUSTOS-LOGO

ANGUSTOS ACVW4 Fa'asologa Tele Layers FPGA Video Wall Pule

ANGUSTOS-ACVW4-Series-Multi-Layers-FPGA-Video-Wall-Controller-FIG- (2)

Fa'amatalaga o oloa

O le High-End Video Wall Controller e Angustos o se masini faʻapipiʻi faʻapipiʻi masini faʻapipiʻi ma se mamanu maualuga. E faʻaumatia ai le manaʻoga mo faʻamatalaga komepiuta maualuga, kata GPU, laisene, ma faʻalavelave faʻaogaina. O lo'o fa'aaogaina e le pule se kaseti tu'ufa'atasia Field Programmable Gate Array (FPGA) mo le fa'agaioiina o ata vitio, e maua ai le fa'aleleia atili o fa'atinoga pe a fa'atusatusa i polokalame masani po'o fa'atonu PC. E lagolagoina e le iunite e o'o atu i le 92 input x 72 output po'o le 88 input x 60 output configurations. O loʻo faʻaalia ai se mamanu faʻapipiʻi faʻatasi ai ma le gafatia vevela ma lagolagoina le tele o ituaiga fesoʻotaʻiga e aofia ai le HDMI, DVI, VGA, HDBaseT, ma le IP streaming.

Oloa Fa'ailoga

  • Tulaga Maualuga 4 Layers Matrix Ata i le Ata (MPiPTM) - Koluse Mata
  • Faigofie le pulea ma Drag & Drop mo le fa'avasegaina o fa'atulagaga lavelave
  • Lagolagoina Fa'alava, Ta'amilosaga, Fa'aloloa, Fa'asao i totonu/i fafo
  • Laupapa Pa'i La'ei Luma mo le fa'atonutonuina o tulaga fa'aaliga, profile fa'asaoina/toe manatua, ma le fa'atulagaina o le IP
  • Lagolago le IP Camera Direct Stream (iDirect StreamTM)
  • Ata i tua, Fa'asologa o Tusitusiga, ma Fa'asologa o mea
  • Fa'atonuga Meafaigaluega mama ma FPGA kaseti
  • Fuafuaga Modular ma le malosi o le Swap Hot
  • Suiga le lelei ma le Auto EDID
  • Bezel Taui ma le Scaler
  • Lagolago Signal Preview (Filifili)
  • Lagolagoina le fa'atupuina le malosi

Fa'amatalaga o oloa

  • Tele Chassis: 11U | 440 x 400 x 490 mm
  • HDCP EDID Lagolago: 1.3 / 1.4 / 2.2 Auto-Polokalame
  • Max. Fua o Fa'amatalaga: 15.2 Gbps (3.8 Gbps ile Lane)
  • I'uga Fa'aituuga: 1920 x 1200 @ 60 Hz – 8 Bit RGBA, 4092 x 2160 @ 30Hz – 8 Bit RGBA
  • Taulaga Fa'asinomaga Fa'aofi: 4 – 88
  • Taulaga Fa'amatalaga Fa'atino: 4 – 72
  • Fua Fa'ailo: 1920 x 1200 @ 60 Hz – 8 Bit RGBA
  • Lagolago Felagolagomai: VGA / CVBS / YPbPR / SDI / IP
  • Lagolago Layers Tele: 4 Layers MPiPTM
  • HDBaseT / DVI / DP / HDMI Fesoasoani Fa'afeso'ota'i
  • Malosiaga Tuuina atu: 100 ~ 240V, 50-60 Hz
  • Pulea: IP / RS-232 / Touchscreen (Filifiliga)
  • Vevela / Susū: -20°C ~ +70°C / 10% ~ 90%

Fa'atonuga o le Fa'aaogaina o Mea

Mo le fa'aogaina o le Pule Pusa Vitio Maualuga e Angustos, mulimuli i laasaga nei:

  1. Ia mautinoa o loʻo fesoʻotaʻi le eletise ma ki le pule.
  2. Fa'afeso'ota'i puna'oa e mana'omia (e pei o le HDMI, DVI, VGA, ma isi) i ports fa'aoga avanoa.
  3. Fa'afeso'ota'i uafu fa'auluuluga fa'alava i mata fa'aali po'o masini masini.
  4. Afai e manaʻomia, faʻavasega le faʻatulagaina e ala i le faʻaogaina o le Drag & Drop feature. Kiliki i luga o le puna vitio manaʻomia ma toso i le tulaga manaʻomia i luga o le lau.
  5. Fa'aoga le mata o le pa'i pito i luma mo le fa'atonutonuina o fa'ata'ita'iga, fa'asaoina/fa'amanatuina profiles, ma le setiina o tulaga IP.
  6. Afai e fa'aogaina mea pu'eata IP, ia mautinoa o lo'o feso'ota'i lelei le pepa fa'aoga IP ile feso'otaiga ma fa'atulaga tulaga e tusa ai.
  7. Fa'aoga foliga e pei o ata pito i tua, tusi ta'avale, ma le fa'atulagaina e fa'aleleia atili ai le fa'aaliga o puipui vitiō.
  8. Mo tulaga maualuga ma pulea, fa'aoga le IP, RS-232, po'o le pa'i (pe a maua) feso'ota'iga.
  9. Ia fa'amautinoa tulaga lelei o le vevela ma le susū mo le fa'atinoga lelei.

Manatua: Va'ai i le tusi fa'aoga mo fa'atonuga fa'apitoa i uiga ma fa'atonuga fa'apitoa.

Fuafuaga Fa'avae Meafaigaluega

Mea faigaluega fa'atino fa'atino vitiō fa'atasi ai ma fa'ata'ita'iga fa'atekonolosi.

  • Leai ni fa'amatalaga maualuga fa'akomepiuta.
  • Leai se mea maualuga-maualuga Vaega o Fa'agaioiga Ata (GPU Card).
  • Leai ni laisene.
  • E le toe iai se fa'alavelave OS mata lanumoana.
  • Leai ni siama ma le lanu uliuli.
  • Leai se toe ransomware leiloa fa'amaumauga.
  • Lagolago e oo atu i le 92 input x 72 output poo le 88 input x 60 output

FPGA Fa'au'uina Chipset

  • Dedicated Field Programmable Gate Array (FPGA) chipset o se tu'ufa'atasiga o le vaega fa'agaioiga e fa'amaoni i le fa'agaioia o ata vitio. O lenei mea na faʻaumatia ai le tapulaʻa o se PPU poʻo se GPU mai le Polokalama masani poʻo le PC pule.
  • A aunoa ma le faʻaogaina o le PCI - Express card, e mafai e le iunite ona galue lelei pe a faʻaopoopo pe faʻasaʻo le aofaʻi atoa o le videowall ua setiina. A'o galue ta'ito'atasi le pu FPGA, e mafai e le tagata fa'aoga ona sui pe fa'aopoopo se pepa fa'akomu / fa'aulu fou e aunoa ma le tapeina o le ta'avale atoa.ANGUSTOS-ACVW4-Series-Multi-Layers-FPGA-Video-Wall-Controller-FIG- (4)

Fuafuaga Module ma Feso'ota'iga

Tele ituaiga o feso'ota'iga mo tagata fa'atau e fa'aaganu'u e fetaui ma latou faiga. E mafai nei e le tagata o tausia ona tuʻufaʻatasia le HDMI - DVI - VGA - HDBaseT - IP Streaming i se tasi fofo atoa, faʻateleina le tuʻufaʻatasia o faiga.ANGUSTOS-ACVW4-Series-Multi-Layers-FPGA-Video-Wall-Controller-FIG- (3)

  • Fa'aiti'itia le tau atoa o tupe fa'afaigaluega i le taimi a'o le'i & mae'a le fa'alauteleina.
  • E lagolagoina foi e Chassis le puleaina o le tele o puipui vitio, faʻafaigofie atili le lavelave o fesoʻotaʻiga ma pulega.

VaegaANGUSTOS-ACVW4-Series-Multi-Layers-FPGA-Video-Wall-Controller-FIG- (5)

  • Tu'u maualuga 4 Layers MPiP™ – Va'aiga Kolosi
    Lagolago e oo atu i le 4 Layers Matrix Picture in Picture (MPiP™) i mata taitasi
  • Fa'atonu faigofie ile Drag & Drop
    Fa'asinomaga lavelave lavelave ile Kiliki faigofie – Toso – Pa'u
  • Pulea puipui Vitio maualuga
    Lagolago Fa'alava, Ta'amilosaga, Fa'aloloa, Fa'asa'o i totonu / fafo.
  • Laupapa Pa'i i luma
    Fa'atonu le vaaiga, fa'asaoina / manatua profile, fa'atulagaina IP ma na'o se pa'i
  • IP Meapueata Sa'o Vaitafe (iDirect Stream™)
    E mafai e le IP input Card ona lagolagoina le tafe sa'o o fafaga vitio mai IP CCTV Cameras.
  • Ata i tua – Fa'asolo tusitusiga – Fa'atulagaina
    Lagolago Static Background Image ma Scrolling Text mo Faletupe ma Fale Vitio Wall
    Lagolago tulaga vaaiga Fa'atulagaina - Ta'amilosaga mo fa'asalalauga - fa'ailoga numera Vitio Wall

PULE VITIO PULE VITIO 76 x 72 / 88 x 60 Va'aiga Koluse puipui VitioANGUSTOS-ACVW4-Series-Multi-Layers-FPGA-Video-Wall-Controller-FIG- (6)

  • Fa'atonuga Meafaigaluega Mama - FPGA
  • Fuafuaga Modular – Fa'afesuia'i vevela
  • Suiga Su'ega - Auto EDID
  • Bezel Taui ma le Scaler
  • Tusitala Fa'asolo (Filifili)
  • Uiga Fa'asili
  • Ultra HD Ata Tulaga
  • Puleaina puipui vitio tele
  • Fa'ailoga muamuaview (Filifili)
  • Lagolagoina le fa'atupuina o le malosi

FAAMATALAGAANGUSTOS-ACVW4-Series-Multi-Layers-FPGA-Video-Wall-Controller-FIG- (8)ANGUSTOS-ACVW4-Series-Multi-Layers-FPGA-Video-Wall-Controller-FIG- (7)

Webnofoaga: http://www.angustos.com
imeli: inquiries@angustos.com

Pepa / Punaoa

ANGUSTOS ACVW4 Fa'asologa Tele Layers FPGA Video Wall Pule [pdf] Tusi Lesona a le Pule
ACVW4-8872, ACVW4 Fa'asologa Fa'asologa e tele FPGA Vitio Pule Puipui, ACVW4 Fa'asologa, Fa'asologa Tele FPGA Vitio Puipui Pule, FPGA Vitio Pule Puipui, Vitio Pule puipui, Pule puipui, Pule
ANGUSTOS ACVW4 Fa'asologa Tele Layers FPGA Video Wall Pule [pdf] Tusi Lesona a le Pule
ACVW4 Fa'asologa Fa'asologa Tele FPGA Vitio Pule Puipui, ACVW4 Fa'asologa, Fa'asologa Fa'atele FPGA Vitio Pule Fa'atonu, FPGA Vitio Pule Puipui, Vitio Pule Puipui, Pule puipui, Pule puipui
ANGUSTOS ACVW4 Fa'asologa Tele Layers FPGA Video Wall Pule [pdf] Tusi Lesona a le Pule
ACVW4-3636, ACVW4 Fa'asologa Fa'asologa e tele FPGA Vitio Pule Puipui, ACVW4 Fa'asologa, Fa'asologa Tele FPGA Vitio Puipui Pule, FPGA Vitio Pule Puipui, Vitio Pule puipui, Pule puipui, Pule

Fa'asinomaga

Tuu se faamatalaga

E le fa'asalalauina lau tuatusi imeli. Fa'ailogaina fanua mana'omia *