ℹ️ Document Conversion Notice: This document has been converted from PDF and formatted to fit this screen. Diagrams and images may be available only in the original here.

Intel Agilex™ 7 M-Series FPGA Network-on-Chip (NoC)

High-Bandwidth Interconnect Solutions

This user guide introduces the integrated Network-on-Chip (NoC) subsystem within Intel Agilex™ 7 M-Series FPGAs. The NoC is designed to facilitate high-bandwidth data movement between the FPGA's core logic and critical memory resources, including High Bandwidth Memory (HBM2e) and external DDR5 memories.

Explore the architecture, design flow, and IP configurations necessary to leverage the NoC for demanding applications. This document provides essential information for system architects and designers looking to optimize data throughput and reduce routing congestion in complex FPGA designs.

Learn how to integrate the NoC into your design using Quartus® Prime Pro Edition software, simulate NoC behavior, and estimate power consumption for your high-performance applications.

Google Docs
Google Drive
Download [pdf]

File Info : application/pdf, 96 Pages, 2.53MB

ug-768844-830188 Antenna House PDF Output Library 6.6.1359 (Linux64)

Related Documents

	Agilex 7 M-Series FPGA Network-on-Chip (NoC) User Guide This user guide provides comprehensive information on the Network-on-Chip (NoC) subsystem integrated into Intel's Agilex 7 M-Series FPGAs. It details the architecture, design flow, and usage of the NoC for high-bandwidth data movement between FPGA fabric and memory resources like HBM2e and DDR5, utilizing the Quartus Prime Pro Edition software.
	Agilex 5 FPGA EMIF IP User Guide: External Memory Interfaces Explore Altera's Agilex 5 FPGA External Memory Interfaces (EMIF) IP User Guide. This document details the EMIF IP's architecture, features, and support for DDR4, LPDDR4, DDR5, and LPDDR5 memory protocols, crucial for high-performance FPGA designs.
	Agilex 5 FPGAs and SoCs: External Memory Interfaces (EMIF) IP User Guide This user guide provides comprehensive information on the Agilex 5 FPGA External Memory Interfaces (EMIF) IP, detailing its architecture, protocols, and design flow. It covers support for DDR4, LPDDR4, and LPDDR5 memory protocols, along with guidance on pin assignments, simulation, timing closure, and debugging. Essential for engineers working with high-speed memory interfaces on Agilex 5 devices.
	Altera Embedded Peripherals IP User Guide for Intel FPGAs Explore Altera's comprehensive Embedded Peripherals IP User Guide for Intel FPGAs. Covers Avalon-ST, SPI, eSPI, DMA, UART, FIFO, Memory Cores, and more, integrated with Platform Designer.
	Agilex 7 M-Series FPGA EMIF IP User Guide for External Memory Interfaces Comprehensive user guide for Intel's Agilex 7 M-Series FPGA External Memory Interfaces (EMIF) IP, detailing support for DDR4, DDR5, and LPDDR5 protocols, architecture, pin planning, and simulation.
	Altera Embedded Memory IP Cores User Guide: RAM, ROM Configuration & Usage This comprehensive user guide details Altera's Embedded Memory IP Cores, covering the configuration, customization, and application of 1-PORT and 2-PORT RAM and ROM IP cores using the Quartus Prime software for FPGA designs.
	Quartus Prime Pro Edition User Guide: Design Compilation Comprehensive guide to the Quartus Prime Pro Edition Compiler, detailing design compilation stages, optimization techniques, and analysis flows for Altera FPGA development.
	GTS Transceiver Dual Simplex Interfaces User Guide A comprehensive user guide from Altera (Intel) detailing the implementation of Dual Simplex (DS) mode for Agilex 5 GTS transceivers. It covers planning, IP generation, assignment, connection, and verification steps using Quartus Prime Pro Edition.