User Manual for ALPHA DATA models including: 9R1 Alpha Data Parallel Systems, 9R1, Alpha Data Parallel Systems, Data Parallel Systems, Parallel Systems, Systems

ADS-STANDALONE/9R1.User Manual V1.2

ADS-STANDALONE/9R1.User Manual

Alpha Data Parallel Systems, FPGA, XMC, PMC, PCI Express, PCI, PCI-X, Xilinx

Alpha Data Parallel Systems

ADS-STANDALONE/9R1 User Manual V1 - alpha-data.com

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023 1 Introduction The ADS-STANDALONE/9R1 is a stand-alone RFSoC enclosure providing 16-RF analogue channels, Ethernet,


File Info : application/pdf, 12 Pages, 378.85KB

PDF preview unavailable. Download the PDF instead.

ads-standalone-9r1 user manual v1 2
ADS-STANDALONE/9R1 User Manual
Document Revision: 1.2 10/05/2023

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023

© 2023 Copyright Alpha Data Parallel Systems Ltd. All rights reserved.
This publication is protected by Copyright Law, with all rights reserved. No part of this publication may be reproduced, in any shape or form, without prior written consent from Alpha
Data Parallel Systems Ltd.

Head Office

Address: Suite L4A, 160 Dundee Street,

Edinburgh, EH11 1DQ, UK

Telephone: +44 131 558 2600

Fax:

+44 131 558 2700

email:

sales@alpha-data.com

website: http://www.alpha-data.com

US Office
10822 West Toller Drive, Suite 250 Littleton, CO 80127 (303) 954 8768 (866) 820 9956 - toll free sales@alpha-data.com http://www.alpha-data.com

All trademarks are the property of their respective owners.

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023
Table Of Contents

1

Introduction ...................................................................................................................................... 1

1.1

Key Features .................................................................................................................................. 1

2

Main Input Power Supply Requirements ....................................................................................... 3

3

Installation and Power Up ............................................................................................................... 3

4

JTAG Interface .................................................................................................................................. 3

5

Current/Voltage Monitoring ............................................................................................................. 4

6

On-Board Generated Power Supplies ............................................................................................ 4

7

Front-Panel I/O ................................................................................................................................. 5

8

Rear-Panel I/O .................................................................................................................................. 6

9

QSFP pinout ..................................................................................................................................... 6

10

Dimensions ....................................................................................................................................... 7

11

Order Code ....................................................................................................................................... 7

List of Tables

Table 1 Table 2 Table 3 Table 4 Table 5 Table 6

Suggested Input Supply Specifications .............................................................................................. 3 ADS-STANDALONE/9R1 Power Supplies ......................................................................................... 4 Front panel I/O signals ....................................................................................................................... 5 ADM-XRC-9R1 pcb revision 3+ pinout for J16 .................................................................................. 6 ADS-STANDALONE/9R1 dimensions ............................................................................................... 7 ADC-XMC-STANDALONE Order Code ............................................................................................. 7
List of Figures

Figure 1 Figure 2 Figure 3 Figure 4

ADS-STANDALONE/9R1 ................................................................................................................... 2 Front Panel Pinout ............................................................................................................................. 5 Rear Panel Pinout .............................................................................................................................. 6 RS-232 Pinout .................................................................................................................................... 6

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023
Page Intentionally left blank

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023
1 Introduction
The ADS-STANDALONE/9R1 is a stand-alone RFSoC enclosure providing 16-RF analogue channels, Ethernet, RS232 Serial COM, USB, and QSFP IO. The RF channels can run up to 10GSPS (DAC) and 5 GSPS(ADC)
The ADS-STANDALONE/9R1 uses a single 15V-30V input power supply. An on-board system monitor micro-controller provides voltage/current monitoring of the generated power supplies, as well as providing the capability to turn the supplies on/off via the micro USB interface. A USB to JTAG circuit is also provided, giving access to the JTAG chain without requiring an external JTAG box.
1.1 Key Features
Key Features
· Xilinx RFSoC FPGA with PS block consisting of: · Quad-core ARM Cortex-A53, Dual-core ARM Cortex-R5, Mali-400 GPU · 1 bank of DDR4-2400 SDRAM 2GB · Two Quad SPI Flash memory, 512Mb each · USB · RS232 serial COM port · Gigabit Ethernet
· Programmable Logic (PL) block consisting of: · 4 HSSIO links to the QSFP connector · 2 banks of DDR4-2400 SDRAM, 1GB per bank
· RF Sampling block consisting of: · 8 12-bit 4/5GSPS RF-ADCs · 8 14-bit 6.5/10GSPS RF-DACs · 8 soft-decision FECs (ZU28DR/ZU48DR only) · Full Scale Input (100MHz/ZU27DR): 5.0dBm · Full Scale Output (100MHz/20mA Mode/ZU27DR): -4.5dBm · Full Scale Output (100MHz/32mA Mode/ZU48DR): 1.15dBm
· Front Panel IO Interface with: · 8 HF single ended ADC signals · 8 HF single ended DAC signals · Reference clock input for the RF sampling blocks · Reference clock output from RF sampling blocks · 2 digital GPIO

Introduction ad-ug-01451_ADS-STANDALONE-9R1-User-Manual_v1_2.pdf

Page 1

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023
Figure 1 : ADS-STANDALONE/9R1 ADMC-XMC-STANDALONE User Manual: https://www.alpha-data.com/xml/user_manuals/ adc-xmc-standalone%20user%20manual.pdf ADM-XRC-9R1 User Manual: https://www.alpha-data.com/xml/user_manuals/ adm-xrc-9r1%20user%20manual.pdf ADM-XRC-9R1 Reference Design: https://www.alpha-data.com/resource/admxrc9r1

Page 2

Introduction ad-ug-01451_ADS-STANDALONE-9R1-User-Manual_v1_2.pdf

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023

2 Main Input Power Supply Requirements

The total power requirement will vary depending on the particular FPGA design. A 60W supply would likely be more than enough for most FPGA designs before thermal limits of the device and heatsink become the limiting factor. Alpha-Data can provide a power supply estimator spreadsheet to estimate the total power requirements for a particular FPGA design. An example compatible power supple is RS PRO part number 175-3290: https:// uk.rs-online.com/web/p/ac-dc-adapters/1753290

Spec Voltage Power Current

Value 15V-30V
60W 5A Max.

Connector

2.1mm x 5.5mm DC power plug, centre pin positive

Table 1 : Suggested Input Supply Specifications

3 Installation and Power Up
1) Connect a serial cable to the serial port and connect the other end to a USB-to-serial converter. 2) Open a serial terminal with at 115200 baud, 8 data bits, 1 stop bit. 3) Turn the power switch on, and the PS should start to boot from then internal SD card. 4) Once booted login with the username "root" and password "root" 5) To run the RF example design, use the command "boardtest-9r1" See the example design user guide for details on the operation of the boardtest-9r1 application
4 JTAG Interface
A USB to JTAG circuit is provided, giving access to the XMC JTAG interface without the need for an external programming box (e.g. Xilinx Platform Cable II). The USB to JTAG converter is compatible with Vivado, and will appear in hardware manager as a Digilent device. A 14-pin JTAG header is also available, with an on-board multiplexer to switch between the 14-pin header or the USB to JTAG converter. The multiplexer selects the USB to JTAG circuit when a micro USB cable is attached.

JTAG Interface ad-ug-01451_ADS-STANDALONE-9R1-User-Manual_v1_2.pdf

Page 3

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023

5 Current/Voltage Monitoring
The ADS-STANDALONE/9R1 provides current sense functionality on the 12V and combined 3V3 internal supplies. These values can be reported over the micro-USB interface, using the alpha-data "avr2util" utility.
Avr2util for Windows and the associated USB driver can be downloaded here: https://support.alpha-data.com/pub/firmware/utilities/windows/
Avr2util for Linux can be downloaded here: https://support.alpha-data.com/pub/firmware/utilities/linux/
Use "avr2util.exe /?" to see all options. For example "avr2util.exe /usbcom \\.\com4 display-sensors" will display all sensor values.
Note that 'com4' is used here as an example, and should be changed to match the com port number assigned under windows device manager

6 On-Board Generated Power Supplies

The ADS-STANDALONE/9R1 generates the 3V3/3V3_AUX/12V0/-12V0 supplies required by the XMC site from a single 15V-30V input supply. Each supply has the following specifications:

Power supply 3V3_DIG 3V3_AUX 12V0_DIG

Voltage (V) 3.3
3.3 [2] 12.0

Max. current (A) 7.0 [1] 7.0 [1] 7.0

Monitoring Voltage and current [1] Voltage and current [1] Voltage and current

Table 2 : ADS-STANDALONE/9R1 Power Supplies

[1] The 3V3_DIG and 3V3_AUX rails are generated from the same supply, so the maximum current is the combination of 3V3_AUX + 3V3_DIG. The current monitoring also measures the combined current.
[2] The 3V3_AUX rail is an always-on 3.3V auxiliary power supply from the 15V-30V input.

The 3V3_DIG/3V3_AUX/12V0_DIG current usage of a particular design can be estimated using a power estimation spreadsheet. Contact support@alpha-data.com for access to the spreadsheet.

Page 4

On-Board Generated Power Supplies ad-ug-01451_ADS-STANDALONE-9R1-User-Manual_v1_2.pdf

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023

7 Front-Panel I/O

The front panel interface consists of a 20-way high-speed connector. This connector Supports an external reference clock input and output, two GPIO pins, 8 DAC signals and 8 ADC signals. The connector part number is Nicomatic CMM342D000F51-0020-240002.

Signal ADC0 ADC1 ADC2 ADC3 ADC4 ADC5 ADC6 ADC7 DAC0 DAC1 DAC2 DAC3 DAC4 DAC5 DAC6 DAC7 REF IN REF OUT EXTIO0 EXTIO1

Impedance (Ohms) 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 -

J2 pin number 20 19 18 17 16 15 14 13 3 4 5 6 7 8 9 10 2 1 12 11

Table 3 : Front panel I/O signals

Signal Level -
3.3V 3.3V 3.3V 3.3V

Figure 2 : Front Panel Pinout
Front-Panel I/O ad-ug-01451_ADS-STANDALONE-9R1-User-Manual_v1_2.pdf

Page 5

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023
8 Rear-Panel I/O
The rear panel interface consists of Power, USB, Ethernet, QSFP, RS-232 UART, 14-pin JTAG and micro USB connectors.

Figure 3 : Rear Panel Pinout

Figure 4 : RS-232 Pinout

9 QSFP pinout

The QSFP cage is connected to FPGA bank 129.

QSFP Lane Tx0/Rx0 Tx1/Rx1 Tx2/Rx2 Tx3/Rx3

FPGA Bank 129 Lane Tx3/Rx3 Tx2/Rx2 Tx1/Rx1 Tx0/Rx0

Table 4 : ADM-XRC-9R1 pcb revision 3+ pinout for J16

Page 6

QSFP pinout ad-ug-01451_ADS-STANDALONE-9R1-User-Manual_v1_2.pdf

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023

10 Dimensions

Dimension Width Depth Height

Measurement 170mm 235m 67mm

Table 5 : ADS-STANDALONE/9R1 dimensions

11 Order Code
ADS-STANDALONE/X/T Name FPGA Card

Symbol Configurations X 9R1 = ADM-XRC-9R1
Table 6 : ADC-XMC-STANDALONE Order Code

Order Code ad-ug-01451_ADS-STANDALONE-9R1-User-Manual_v1_2.pdf

Page 7

Revision History

ADS-STANDALONE/9R1 User Manual V1.2 - 10/05/2023

Date 20 Oct 2022 27 Mar 2023 15 May 2023

Revision 1.0 1.1 1.2

First Release

Nature of Change

Added suggested part number for power supply, added IO diagram

Added RS232 pinout

Address: Suite L4A, 160 Dundee Street,

Edinburgh, EH11 1DQ, UK

Telephone: +44 131 558 2600

Fax:

+44 131 558 2700

email:

sales@alpha-data.com

website: http://www.alpha-data.com

5.0

Address: 10822 West Toller Drive, Suite 250

Littleton, CO 80127

Telephone: (303) 954 8768

Fax:

(866) 820 9956 - toll free

email:

sales@alpha-data.com

website: http://www.alpha-data.com



References

Generator PDFlib PDI 8.0.4p2 (JDK 10.0/Win64)