SILICON LABS C8051F700-DK Development Kit User Guide

User Guide for SILICON LABS models including: C8051F700-DK, C8051F700-DK Development Kit, Development Kit, Kit

SILICON LABORATORIES - RADIOMAG GmbH

File Info : application/pdf, 18 Pages, 1.00MB

c8051f700-dk

C8051F700-DK
C8051F700 DEVELOPMENT KIT USER'S GUIDE
1. Relevant Devices
s The C8051F700 Development Kit is intended as a development platform for the microcontrollers in the n C8051F70x/71x MCU family. The members of this MCU family are: C8051F700, C8051F701, C8051F702, ig C8051F703, C8051F704, C8051F705, C8051F706, C8051F707, C8051F708, C8051F709, C8051F710,
C8051F711, C8051F712, C8051F713, C8051F714, C8051F715.
s The target board included in this kit is provided with a pre-soldered C8051F700 MCU.
Code developed on the C8051F700 can be easily ported to the other members of this MCU family.
De Refer to the C8051F70x data sheet for the differences between the members of this MCU family.
2. Kit Contents
w The C8051F700 Development Kit contains the following items:
C8051F700 Target Board
e C8051Fxxx Development Kit Quick-Start Guide N Silicon Laboratories IDE and Product Information CD-ROM. CD content includes:
Silicon Laboratories Integrated Development Environment (IDE)
r Evaluation assembler, compiler and linker tools
Source code examples and register definition files
fo Documentation
AC to DC universal power adapter USB debug adapter
d 2 USB cables e 3. Hardware Setup d Refer to Figure 1 for a diagram of the hardware configuration. n 1. Connect the USB Debug Adapter to the DEBUG connector on the target board with the 10-pin ribbon cable. e 2. Connect one end of the USB cable to the USB connector on the USB Debug Adapter.
3. Verify that shorting blocks are installed on the target board as shown in Figure 1.
m 4. Connect the other end of the USB cable to a USB Port on the PC.
5. Connect the ac/dc power adapter to power jack P2 on the target board.
m Notes: o Use the Reset icon in the IDE to reset the target when connected during a debug session. c Remove power from the target board and the USB Debug Adapter before connecting or disconnecting the
ribbon cable from the target board. Connecting or disconnecting the cable when the devices have power can
Not Re damage the device and/or the USB Debug Adapter.

Rev. 0.3 8/13 Downloaded from Arrow.com.

C8051F700-DK

DS1 P4

USB Cable (To PC)

DS3 J16

P1.1 SW1

J14

J13

SWITCH P2.2 SWITCH P2.0

SWITCH P2.3

J12

SWITCH P2.1

VDD
DS2

J17

RESET SW2
DEBUG

J10

U1 F700

J15

J11

Silicon Laboratories USB DEBUG ADAPTER

Run Stop

Power

Designs

w SILICON LABS
C8051F700-TB

POWER

e www.silabs.com

P2 J3

TB1

USB Debug Adapter AC to DC Adapter

Not Recommended for N Figure 1. Hardware Setup using a USB Debug Adapter

2 Downloaded from Arrow.com.

Rev. 0.3

C8051F700-DK
4. PC Software Overview
4.1. CP210x USB to UART VCP Driver Installation
The C8051F700 Target Board includes a Silicon Laboratories CP2102 USB-to-UART Bridge Controller (U2). Device drivers for the CP2102 need to be installed before PC software such as HyperTerminal can communicate with the target board over the USB connection. If the "Install CP210x Drivers" option is selected during installation,
s a driver "unpacker" utility will launch. n 1. Follow the steps to copy the driver files to the desired location. The default directory is C:\SiLabs\MCU\CP210x. ig 2. The final window will give an option to install the driver on the target system. Select the "Launch the CP210x VCP Driver
Installer" option if you are ready to install the driver.
s 3. If selected, the driver installer will now launch, providing an option to specify the driver installation location. After pressing the "Install" button, the installer will search your system for copies of previously installed CP210x Virtual COM Port drivers. It e will let you know when your system is up to date. The driver files included in this installation have been certified by Microsoft.
D 4. If the "Launch the CP210x VCP Driver Installer" option was not selected in step 3, the installer can be found in the location specified in step 2, by default C:\SiLabs\MCU\CP210x\Windows_2K_XP_S2K3_Vista. At this location run CP210xVCPInstaller.exe. 5. To complete the installation process, connect the included USB cable between the host computer and the USB connector
w (P4) on the C8051F700 Target Board. Windows will automatically finish the driver installation. Information windows will pop
up from the taskbar to show the installation progress.
e If needed, the driver files can be uninstalled by selecting "Silicon Laboratories CP210x USB to UART Bridge (Driver Removal" N option in the "Add or Remove Programs" window. r 4.2. Silicon Laboratories Integrated Development Environment
The Silicon Laboratories IDE integrates a source-code editor, source-level debugger and in-system programmer.
fo The use of third-party compilers, assemblers, and linkers is also supported. This development kit includes
evaluation versions of commercial C compilers and assemblers which can be used from within the Silicon
Not Recommended Laboratories IDE.

Rev. 0.3

Downloaded from Arrow.com.

C8051F700-DK
4.3. System Requirements
The Silicon Laboratories IDE requirements: Pentium-class host PC running Windows 2000 or later. One available USB port.
4.4. Third-Party Toolsets
s The Silicon Laboratories IDE has native support for many 8051 compilers. Natively-supported tools are as follows: n Keil ig IAR
Raisonance
s Tasking e Hi-Tech D SDCC
Specific instructions for integrating each of the supported tools can be found in the application notes section of the CD, or on the Silicon Labs web site (http://www.silabs.com).
w 4.5. Getting Started With the Silicon Labs IDE e The following sections discuss how to create a new project with the IDE, build the source code, and download it to
the target device.
N 4.5.1. Creating a New Project r 1. Select ProjectNew Project to open a new project and reset all configuration settings to default. fo 2. Select FileNew File to open an editor window. Create your source file(s) and save the file(s) with a rec-
ognized extension, such as .c, .h, or .asm, to enable color syntax highlighting. 3. Right-click on "New Project" in the Project Window. Select Add files to project. Select files in the file
d browser and click Open. Continue adding files until all project files have been added. e 4. For each of the files in the Project Window that you want assembled, compiled and linked into the target d build, right-click on the file name and select Add file to build. Each file will be assembled or compiled as
appropriate (based on file extension) and linked into the build of the absolute object file.
n Note: If a project contains a large number of files, the "Group" feature of the IDE can be used to organize. e Right-click on "New Project" in the Project Window. Select Add Groups to project. Add pre-defined
groups or add customized groups. Right-click on the group name and choose Add file to group. Select files
m to be added. Continue adding files until all project files have been added.
4.5.2. Building and Downloading the Program for Debugging
m 1. Once all source files have been added to the target build, build the project by clicking on the Build/Make o Project button in the toolbar or selecting ProjectBuild/Make Project from the menu. c Note: After the project has been built the first time, the Build/Make Project command will only build the
files that have been changed since the previous build. To rebuild all files and project dependencies, click
e on the Rebuild All button in the toolbar or select ProjectRebuild All from the menu. R 2. Before connecting to the target device, several connection options may need to be set. Open the
Connection Options window by selecting OptionsConnection Options... in the IDE menu. First, select
tthe "USB Debug Adapter" option. Next, the correct "Debug Interface" must be selected. C8051F700 devices o use Silicon Labs "C2" 2-wire debug interface. Once all the selections are made, click the OK button to close N the window.
3. Click the Connect button in the toolbar or select DebugConnect from the menu to connect to the device.
4. Download the project to the target by clicking the Download Code button in the toolbar.

4 Downloaded from Arrow.com.

Rev. 0.3

C8051F700-DK
Note: To enable automatic downloading if the program build is successful select Enable automatic con-
nect/download after build in the ProjectTarget Build Configuration dialog. If errors occur during the
build process, the IDE will not attempt the download.
5. Save the project when finished with the debug session to preserve the current target build configuration,
editor settings and the location of all open debug views. To save the project, select ProjectSave Project
s As... from the menu. Create a new name for the project and click on Save. n 5. Example Source Code ig Example source code and register definition files are provided in the "SiLabs\MCU\Examples\C8051F70x_71x\"
directory during IDE installation. These files may be used as a template for code development. The comments in
s each example file indicate which development tool chains were used when testing. e 5.1. Register Definition Files D Register definition files C8051F70x.inc, C8051F70x_defs.h and compiler_defs.h define all SFR registers and bit-
addressable control/status bits. They are installed into the "SiLabs\MCU\Examples\C8051F70x_71x\" directory during IDE installation. The register and bit names are identical to those used in the C8051F70x datasheet.
w 5.2. Blinking LED Example e The example source files F70x_Blinky.asm and F70x_Blinky.c installed in the default directory
"SiLabs\MCU\Examples\C8051F70x_71x\Blinky" show examples of several basic C8051F700 functions. These
N include disabling the watchdog timer (WDT), configuring the Port I/O crossbar, configuring a timer for an interrupt r routine, initializing the system clock, and configuring a GPIO port pin. When compiled/assembled and linked this
program flashes the green LED (DS3) on the C8051F700 Target Board about five times a second using the
fo interrupt handler with a C8051F700 timer.
5.3. Capacitive Sense Switch Example
d The example source file F70x_CS0.c demonstrates the configuration and usage of the capacitive sense switches
located on P2.0 through P2.3. Refer to the source file for step-by-step instructions to build and test this example.
Not Recommende This is installed in the "SiLabs\MCU\Examples\C8051F70x_71x\ CS0\" directory by default.

Rev. 0.3

Downloaded from Arrow.com.

C8051F700-DK

6. Target Board

The C8051F700 Development Kit includes a target board with a C8051F700 device pre-installed for evaluation and

preliminary software development. Numerous input/output (I/O) connections are provided to facilitate prototyping using the target board. Refer to Figure 2 for the locations of the various I/O connectors. Figure 2 shows the factory default shorting block positions.

s DS1 n DS2
DS3
ig P1
P2
s P3 e P4
J0 - J6
D J7

LED indicates that the USB connection is providing power to the USB to UART device U2 LED indicates whether power is being supplied through selection made on J15 LED connects to P1.0 through J8 Expansion connector (96-pin) Power connector (accepts input from 7 to 15 VDC unregulated power adapter) DEBUG connector for Debug Adapter interface USB connector (connects to PC for serial communication) Port I/O headers (provide access to Port I/O pins) Provides easily accessible ground clip

J8
J9
w J10
J11
e J12
J13
N J14
J15
r J16 fo SW1
SW2
Not Recommended TB1

Connects P1.0 to LED DS3 and P1.1 to switch SW1 Connects P0.2 (XTAL1) to one terminal of Y1 Connects P0.3 (XTAL2) to one terminal of Y1 Selects either on-board regulator or USB debug adapter as VDD_LDO power source Connects port I/O to the UART0 interface Connects P0.0/VREF to bypass capacitor Connects P0.1/AGND to GND Selects one of the available power sources as the board supply Connects P1.2 to potentiometer R8 Switch connected to the MCU I/O pin P1.1 Switch connected to the reset pin of the MCU Analog I/O terminal block

6 Downloaded from Arrow.com.

Rev. 0.3

C8051F700-DK

DS1 P4

DS3 J16

P1.1 SW1

SWITCH P2.2 SWITCH P2.0

SWITCH P2.3

J12

SWITCH P2.1

VDD
DS2

J17

ns RESET ig SW2 Des DEBUG

J13

w J1

J15

J10

J14

e U1

Pin 1

N F700

J11

r J3

POWER

fo J6

SILICON LABS
d C8051F700-TB

www.silabs.com

TB1

Not Recommende Figure 2. C8051F700 Target Board

Rev. 0.3

Downloaded from Arrow.com.

C8051F700-DK

6.1. Target Board Shorting Blocks: Factory Defaults

The C8051F700 target board comes from the factory with pre-installed shorting blocks on many headers. Figure 3

shows the positions of the factory default shorting blocks.

s P1 n J8

R8 DS3 J16

sig P1.1 De SW1

DS1 P4

SWITCH P2.2 SWITCH P2.0

SWITCH P2.3

J12

SWITCH P2.1

VDD
DS2

J17

RESET SW2
DEBUG

ew J1

J15

J13

J10

N U1
J0

J14

rF700

J11

fo P2

POWER

ed SILICON LABS
C8051F700-TB

d www.silabs.com

TB1

Not Recommen Figure 3. C8051F700 Target Board Shorting Blocks: Factory Defaults

8 Downloaded from Arrow.com.

Rev. 0.3

C8051F700-DK

6.2. Target Board Power Options and Current Measurement

The C8051F700 Target Board supports three power options, selectable by placing a shorting block on J15. The

power options are described in the paragraphs below. 6.2.1. Wall Power and Debug Power
Placing a shorting block on J15 that connects VDD_LDO to VDD configures the board to be powered from the
s output of the on-board regulator to power the device. esign J15
D Place a shorting block on J3 between pins 2 and 3 in order to route supply from power jack P2 into the on-board

ew LDO.

Pin 1 J11

r N Place a shorting block on J3 between pins 1 and 2 in order to route supply from the debug adapter (P3) into the on-
board LDO.
fo Pin 1 d J11

de 6.2.2. External Supply n Placing a shorting block on J15 that connects VDD_EXT to VDD configures the board to be powered from a e voltage connected to the VDD_EXT input of TB1.

omm J15 c 6.2.3. USB Power e Placing a shorting block on J15 that connects VDD_USB to VDD configures the board to be powered from the
output of U2's on-chip regulator.

Not R J15

Rev. 0.3

Downloaded from Arrow.com.

C8051F700-DK

6.3. System Clock Sources

6.3.1. Internal Oscillator

The C8051F700 devices feature a calibrated internal oscillator which is enabled as the system clock source on

reset. After reset, the internal oscillator operates at a frequency of 24.5 MHz (±2%) by default, but may be configured by software to operate at other frequencies. Therefore, in many applications an external oscillator is not
s required. However, if you wish to operate the C8051F700 device at a frequency not available with the internal
oscillator, an external oscillator source may be used. Refer to the C8051F70x datasheet for more information on
n configuring the system clock source. ig 6.3.2. External Oscillator Options
The main board is designed to facilitate the use of external clock sources. To use an external CMOS clock source,
s the clock can simply be applied to P0.3. For RC and C modes, place a shorting block on header J10. To implement
the RC mode option, placeholders for an 0805-packaged capacitor (C17) and resistor (R14) are supplied on the
e board. The C (capacitor) clock option can be implemented by using only the capacitor placeholder (C17). To D reduce the amount of stray capacitance on the pin, which could affect the frequency in either RC or C mode,

resistor R13 can also be removed from the board when using C or RC mode. To implement external crystal mode, place shorting blocks at headers J9 and J10 and install the crystal at the pads marked Y1. Install a 10 M resistor
w at R13 and install capacitors at C17 and C18 using values appropriate for the crystal you select. Refer to the
C8051F700 datasheet for more information on the use of external oscillators.
e 6.4. Switches and LEDs N Two push-button switches are provided on the main board. Switch RESET is connected to the RESET pin of the
C8051F700. Pressing RESET puts the device into its hardware-reset state. Switch SW1 P1.1 can be connected to
r the C8051F700's general purpose I/O (GPIO) pin P1.0 through header J8. Pressing Switch SW1 P1.1 generates a fo logic low signal on the port pin. Remove the shorting block from the J8 header to disconnect Switch SW1 P1.1 from
the port pin.
Four capacitive sense switches are provided on the target board. The operation of these switches require
d appropriate firmware running on the C8051F700 MCU that can sense the state of the switch. See Section "5.3.
Capacitive Sense Switch Example" on page 5 for details about example source code.
e Three LEDs are also provided on the target board. The red LED labeled USB PWR (DS1) is used to indicate a USB d connection to P4. The red LED labeled DS2 indicates when power is being applied to the board through J15.
Finally, the green LED labeled P1.0 (DS2) can be connected to the C8051F700's GPIO pin P1.0 through header
n J8. Remove the shorting block from the header to disconnect the LED from the port pin. e See Table 1 for the port pins and headers corresponding to the switches and LEDs.

mTable 1. Target Board I/O Descriptions

Description
m Push-button Switch oPush-button Switch cCapacitive Sense Switch eCapacitive Sense Switch
Capacitive Sense Switch
R Capacitive Sense Switch t Green LED o Red LED N Red LED

Label SW1 SW2 C1 C2 C3 C4 DS3 DS2 DS1

I/O P1.1 RESET P2.0 P2.1 P2.2 P2.3 P1.0 VDD 5V_VBUS

Header J8
none none none none none
J8 none none

10
Downloaded from Arrow.com.

Rev. 0.3

C8051F700-DK

6.5. Target Board DEBUG Interface (DEBUG / P3)

The DEBUG connector J9 provides access to the DEBUG (C2) pins of the C8051F700. It is used to connect the

Serial Adapter or the USB Debug Adapter to the target board for in-circuit debugging and Flash programming.

Table 2 shows the DEBUG pin definitions.

Table 2. Debug Connector (P3) Description

Pin #

Description

VDD_F700 (+3.3 VDC)

2, 3, 9

GND (Ground)

C2D

/RST (Reset)

Not connected

Designs

/RST/C2CK

Not connected

w 10

USB Power (+5 VDC)

e 6.6. Port I/O Connectors (J0-J6) N Each of the parallel ports of the C8051F700 has its own 10-pin header connector. Each connector provides a pin r for the corresponding port pins 0-7, VDD, and digital ground. The same pin-out is used for all of the port fo connectors, and is shown in Table 3 .

Table 3. Port I/O Connector Pin Description

d Pin # e 1 d 2
3
n4 e5
6
m7 8
m9 o 10

Pin Description
Pn.0 Pn.1 Pn.2 Pn.3 Pn.4 Pn.5 Pn.6 Pn.7 VDD (VDD_F700) GND (Ground)

c 6.7. Serial Interface (P4) e A USB-to-UART bridge circuit (U2) and USB connector (P4) are provided on the target board to facilitate serial
connections to UART0 of the C8051F700. The Silicon Labs CP2103 USB-to-UART bridge provides data
R connectivity between the C8051F700 and the PC via a USB port. The TX and RX signals of UART0 may be tconnected to the CP2102 by installing shorting blocks on header J17. The shorting block between VDD and VIO on
header J12[1-2] is required when using this interface. Optionally, firmware can use I/O pins for hardware
ohandshaking (/RTS and /CTS). The shorting block positions for connecting each of these signals to the CP2103
are listed in Table 4. To use this interface, the USB-to-UART device drivers should be installed as described in
NSection "4.1. CP210x USB to UART VCP Driver Installation" on page 3.

Rev. 0.3

Downloaded from Arrow.com.

C8051F700-DK

Table 4. Serial Interface Header (J12) Description

Header Pins

MCU I/O Pin

CP2103 Pin

J12[1-2] J12[3-4]
s J12[5-6] n J12[7-8]
J12[9-10]

none P0.5 P0.4 P0.6 P0.7

Board VDD to CP2103 VIO TXD RXD /RTS /CTS

sig 6.8. Voltage Reference (VREF) and Analog Ground Connectors (J13 and J14)
The VREF connector can be used to connect the VREF pin from the MCU (P0.0) to external 0.1 uF and 4.7 uF
e decoupling capacitors. The C8051F700 device is connected to the capacitors through the J13 header. The AGND D pin from the MCU (P0.1) can be connected to the board digital ground through the J14 header.

6.9. Potentiometer (J16)
w The C8051F700 device has the option to connect port pin P1.2 to a 10 k linear potentiometer. The potentiometer
is connected through the J16 header. The potentiometer can be used for testing the analog-to-digital (ADC)
e converter of the MCU. N 6.10. C2 Pin Sharing
On the C8051F700, the debug pin C2CK is shared with the /RST pin. The target board includes the resistor
r necessary to enable pin sharing which allows the pinshared /RST to be used normally while simultaneously fo debugging the device. See Application Note "AN124: Pin Sharing Techniques for the C2 Interface" at Not Recommended www.silabs.com for more information regarding pin sharing.

12
Downloaded from Arrow.com.

Rev. 0.3

C8051F700-DK

6.11. Expansion Connector (P1)

The 96-pin expansion I/O connector P1 is used to connect daughter boards to the main target board. P1 provides

access to all of the C8051F700 pins. Pins for VDD and GND are also available. See Table 5 for a complete list of

pins available at P1. The P1 socket connector is manufactured by Hirose Electronic Co. Ltd, part number PCN13-96S-2.54DS, Digi-Key
s part number H7096-ND. The corresponding plug connector is also manufactured by Hirose Electronic Co. Ltd, part
number PCN10-96P-2.54DS, Digi-Key part number H5096-ND.

ign Pin # s A-1 e A-2 D A-3

Description
VDD_F700 N/C N/C

Table 5. P1 Pin Listing

Pin #

Description

B-1

GND

B-2

N/C

B-3

N/C

Pin #
C-1 C-2 C-3

Description
N/C N/C N/C

A-4 A-5 A-6 A-7 A-8 A-9 A-10 A-11 A-12 A-13 A-14 A-15 A-16 A-17 A-18 A-19 A-20 A-21 A-22 A-23 A-24 A-25 A-26 A-27
tA-28 oA-29 N A-30

N/C

B-4

N/C

P2.7

B-5

P2.6

P2.4

B-6

P2.3

P2.1

B-7

P2.0

P1.6
P1.3
r P1.0 fo P0.5
P0.2
d P5.7
P5.4
e P5.1 d P4.6 n P4.3 e P4.0
P3.5
m P3.2
P6.0
m P6.3 oN/C cC2D eRST/C2CK R GND

B-8 B-9 B-10 B-11 B-12 B-13 B-14 B-15 B-16 B-17 B-18 B-19 B-20 B-21 B-22 B-23 B-24 B-25 B-26

P1.5 P1.2 P0.7 P0.4 P0.1 P5.6 P5.3 P5.0 P4.5 P4.2 P3.7 P3.4 P3.1 P6.1 P6.4 N/C N/C GND N/C

N/C

B-27

N/C

B-28

VDD_F700

N/C

B-29

N/C

B-30

N/C

C-4 C-5
w C-6 eC-7 NC-8
C-9 C-10 C-11 C-12 C-13 C-14 C-15 C-16 C-17 C-18 C-19 C-20 C-21 C-22 C-23 C-24 C-25 C-26 C-27 C-28 C-29 C-30

N/C P2.5 P2.2 P1.7 P1.4 P1.1 P0.6 P0.3 P0.0 P5.5 P5.2 P4.7 P4.4 P4.1 P3.6 P3.3 P3.0 P6.2 P6.5 N/C N/C N/C N/C N/C N/C N/C N/C

A-31

N/C

B-31

N/C

C-31

N/C

A-32

N/C

B-32

GND

C-32

N/C

Rev. 0.3

Downloaded from Arrow.com.

Figure 4. C8051F700 Target Board Schematic (Page 1 of 3)

C8051F700-DK
7. Schematics
Designs Not Recommended for New

14
Downloaded from Arrow.com.

Rev. 0.3

C8051F700-DK

Figure 5. C8051F700 Target Board Schematic (Page 2 of 3)

Designs Not Recommended for New

Rev. 0.3

Downloaded from Arrow.com.

C8051F700-DK

Figure 6. C8051F700 Target Board Schematic (Page 3 of 3)

Designs Not Recommended for New

16
Downloaded from Arrow.com.

Rev. 0.3

C8051F700-DK

DOCUMENT CHANGE LIST

Revision 0.2 to Revision 0.3

Removed QuickSense references.

Designs

Not Recommended for New

Rev. 0.3

Downloaded from Arrow.com.

Designs

r New Simplicity Studio fo One-click access to MCU and
wireless tools, documentation, software, source code libraries & more. Available for Windows,
d Mac and Linux!

mende IoT Portfolio
www.silabs.com/IoT

SW/HW www.silabs.com/simplicity

Quality www.silabs.com/quality

Support and Community community.silabs.com

m Disclaimer o Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers
using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific
c device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories
reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy
e or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply
or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected
R to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no
circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
t Trademark Information
Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations
o thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®,
USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of
NARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

Downloaded from Arrow.com.

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA
http://www.silabs.com

References