PolarFire® FPGA Production
Entwodiksyon
The PolarFire® MPF050T, MPF100T, MPF200T, MPF300T, and MPF500T production FPGA devices are subject to the limitations described in this document. This document describes updates about known issues, available limitations, and workarounds. It provides a snapshot of the current validation status for feature sets. The document highlights dependencies that may exist between silicon device revisions and specific support by Libero® SoC software versions. Contact Sipò teknik Microchip pou plis enfòmasyon.
Table 1. Device Revisions
| Aparèy | Pake | Revizyon |
| MPF050T, TL, TS, TLS, TC | FCSG325 and FCVG484 | 0, 1 |
| MPF100T, TL, TS, TLS, TC | FCG484, FCVG484, and FCSG325 | 0, 1, 2 |
| MPF200T, TL, TS, TLS, TC | FCG784, FCG484, FCVG484, FCSG536, and FCSG325 | 0, 1, 2 |
| MPF300T, TL, TS, TLS, TC | FCG1152, FCG784, FCG484, FCVG484, and FCSG536 | 0, 1, 2 |
| MPF500T, TL, TS, TLS, TC | FCG1152 and FCG784 | 0, 1 |
Nòt: Gade CN19014 for details on revision 1 devices.
Table 2. Device Options
| Aparèy | Extended Commercial 0 °C–100 °C | Industrial –40 °C–100 °C | STD | –1 | Transceivers T | Lower Static Power L | Data Security S |
| MPF050T, MPF100T, MPF200T, MPF300T, MPF500T | Wi | Wi | Wi | Wi | Wi | — | — |
| MPF050TL, MPF100TL, MPF200TL, MPF300TL, MPF500TL | Wi | Wi | Wi | — | Wi | Wi | — |
| MPF050TS, MPF100TS, MPF200TS, MPF300TS, MPF500TS | — | Wi | Wi | Wi | Wi | — | Wi |
| MPF050TLS, MPF100TLS, MPF200TLS, MPF300TLS, MPF500TLS | — | Wi | Wi | — | Wi | Wi | Wi |
| MPF050TC, MPF100TC, MPF200TC, MPF300TC, MPF500TC | Wi | Wi | Wi | — | Non | — | — |
For specifications, see PolarFire FPGA Datasheet.
Errata Descriptions and Workaround
The following sections describe device errata and workarounds wherever applicable. This document is intended to describe variations or deviations from information in the PolarFire FPGA Datasheet or any PolarFire user or demo guide.
The following table lists the specific device errata and the affected PolarFire production devices.
Table 1-1. Summary of PolarFire FPGA Errata
| Deskripsyon | MPF050T, TL, TS, TLS, TC | MPF100T, TL, TS, TLS, TC | MPF200T, TL, TS, TLS, TC | MPF300T, TL, TS, TLS, TC | MPF500T, TL, TS, TLS, TC |
| MPF300T-ES bitstream compatibility | N/A | N/A | N/A | * | N/A |
| System controller suspend mode interaction with JTAG | * | * | * | * | * |
| PCIe SECDED ECC reporting counters and interrupts | * | * | * | * | * |
| External VERIFY_DIGEST with POR Digest Check for Fabric Components | * | * | * | * | * |
* indicates that the errata exists for that particular device. Details are discussed in the following
seksyon yo.
For feature clarifications about supported transceiver protocols, see the section Supported Transceiver Protocol Status for Production Devices.
1.1. Bitstream Compatibility
MPF300T-ES bitstreams cannot be used to program pre-production (PP) or production MPF300T devices.
1.2. System Controller Suspend Mode Interaction with JTAG
If the system controller’s suspend mode is enabled, device initialization may be interrupted after exiting JTAG programming. As a workaround, reset the device after JTAG pwogramasyon.
1.3. PCIe® SECDED Reporting Defeatured
When ECC is enabled (default) within the PCIe hard IP block, the single error correction and double error detection error reporting counters and interrupt registers show erroneous values.
The following features of the PCIe SECDED are being defeatured:
- Single error correction reporting features
- Double error detection feature
More information about this is available in the change impact analysis document.
1.4. Deprecated Feature: Use of External VERIFY_DIGEST with POR Digest Check for Fabric Components
When the device is configured for Fabric Power-On-Reset (POR) digest check, VERIFY_DIGEST of fabric components via JTAG/SPI may report false failures and is deprecated. This issue does not affect:
- VERIFY_DIGEST of non-fabric components
- CHECK_DIGEST via system service call
- VERIFY_DIGEST functionality for fabric components when Fabric POR digest check is disabled
For more information, refer to the latest revision of the PolarFire Family FPGA Security User Guide.
Supported Transceiver Protocol Status for Production Devices
Transceiver protocol capabilities are validated and tested for robustness as per the specifications listed in the PolarFire FPGA Datasheet and PolarFire Family Transceiver User Guide.
The following table summarizes transceiver protocols and validation status for production devices.
This table does not apply to PolarFire core devices (MPFxxxTC).
Table 2-1. Supported Transceiver Protocols
| Transceiver Protocol by Device | MPF050T/MPF100T/ MPF200T/MPF300T/ MPF500T Status |
Detay yo |
| SGMII/1000BASE-X | Ranpli | Transceiver: 1.25 Gbps with CoreTSE IP core. TxPLL SyncE validation is in progress. Contact the factory. |
| CPRI | Ranpli | Support for CPRI data rates 1–7 and 7A, 8, 9. |
| 10GBASE-R | Ranpli | Transceiver: 10.3125 Gbps with Core10GMAC IP core. TxPLL SyncE is supported. IEEE® 1588 time stamping pa sipòte. |
| 10GBASE-KR | Ranpli | Contact Microchip for a complete solution. |
| Interlaken | Ranpli | — |
| JESD204B | Ranpli | Up to 12.5G with CoreJESD20BTX/RX IP core. |
| PCIE Endpoint Gen1/Gen2 | Ranpli | — |
| PCIE Rootport Gen1/Gen2 | Ranpli | — |
| LiteFast | Ranpli | Up to 12.7 Gbps (8b10b only). |
| XAUI | Ranpli | — |
| RXAUI | Ranpli | — |
| HiGig/HiGig+ | Ranpli | — |
| Montre Port | Ranpli | Per VESA DisplayPort Standard 1.2a. |
| SRIO | Ranpli | — |
| PMA only | Ranpli | — |
| SATA | Ranpli | Kontakte faktori a. |
| Fiber channel | Ranpli | Tested for electrical compliance. |
| SDI | Ranpli | HD-SDI (1.485 Gbps) and 3G-SDI (2.970 Gbps) are supported. SD-SDI (270 Mbps) is supported. 6G-SDI and 12G-SDI are supported. |
| OTN | Ranpli | Tested for electrical compliance. |
| QSGMII | Ranpli | — |
| USXGMII | Ranpli | — |
| CoaXPress | Ranpli | Tested with external PHY. |
| SLVS-EC | Ranpli | — |
| Half-duplex (independent Rx/Tx) | Ranpli | — |
Istwa revizyon
Istwa revizyon an dekri chanjman ki te aplike nan dokiman an. Chanjman yo
yo make pa revizyon, kòmanse ak piblikasyon ki pi aktyèl la.
| Revizyon | Dat | Deskripsyon |
| B | 08/2025 | • Added MPF050T and TC information throughout the document. • Mizajou Table 1. Device Revisions. • Deprecated Feature: Use of External VERIFY_DIGEST with POR Digest Check for Fabric Eleman. • Noted that Table 2-1. Supported Transceiver Protocols does not apply to PolarFire core devices (MPFxxxTC). |
| A | 01/2024 | • Defeatured PCIe SECDED reporting. More information about this is available in the change impact analysis document. • Added references to MPF050T in Rezime Errata epi Supported Transceiver Protocols. • Updated to Microchip template. • Updated document number from ER0218 to DS80001111. |
| 6.0 | 05/2021 | • Updated details for SGMII/1000BASE-X row in Table 4 Supported Transceiver Protocols. |
| 5.0 | 12/2020 | • Removed information for “Dynamic Training of HSIO/GPIO IOD Interfaces” and “Temperature-Voltage Sensor (TVS) Temperature Flags Values”. • Updated status for SDI, SLVS-EC, and Half-duplex (independent Rx/Tx) to “Complete”. • “SD-SDI (270 Mbps)” and “6G-SDI and 12G-SDI” are supported. • Deleted “Enhanced Receiver Management (ERM) is not supported”. |
| 4.0 | 12/2019 | • Removed MIPI D-PHY support information. For MIPI D-PHY support information, see the PolarFire Datasheet Revision 1.7. • Added Temperature-Voltage Sensor (TVS) information (per CN19030). • Added system control suspend mode interaction with JTAG. |
| 3.0 | 09/2019 | • Removed memory interface limitation from errata for production silicon using Libero SoC version 12.0 or later software. • Removed IOCDR limitations from errata for production silicon using Libero SoC version 12.1 or later software. • Removed RxPLL behavior and DFE calibration limitations from errata for production silicon using Libero SoC version 12.1 or later software using PF_XCVR_ERM core. • Removed errata on the IBIS-AMI DFE support. The released IBIS-AMI models offer full feature support. |
| 2.0 | 11/2018 | • MPF100T device offerings were added. |
| 1.0 | 11/2018 | • It was the first publication of this document, including the MPF200T and MPF300T device offerings. |
Enfòmasyon sou Microchip
Mak komèsyal yo
Non ak logo "Microchip", logo "M", ak lòt non, logo, ak mak yo se mak komèsyal ki anrejistre epi ki pa anrejistre Microchip Technology Incorporated oswa afilye ak/oswa filiales li yo nan Etazini ak/oswa lòt peyi ("Microchip". Marks"). Ou ka jwenn enfòmasyon konsènan mak komèsyal Microchip nan https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks.
ISBN: 979-8-3371-1825-3
Avi Legal
This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets your specifications. Contact your local Microchip sales office for additional support or obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.
MICROCHIP BAY ENFÒMASYON SA A "JAN L YE A". MICROCHIP PA BAY OKENN REPREZANTASYON OSWA GARANTI, KIT SE EKSPRÈS OSWA ENPLISIT, EKRI OSWA ORAL, LEGAL OSWA LÒT FÒM, KI GEN RAPÒ AK ENFÒMASYON YO, KI GEN LADANN MEN PA LIMITE A GARANTI ENPLISIT SOU ABSANS VYOLASYON, KOMÈSABILITE AK ADAPTABILITE POU YON OBJEKTIF PATIKILYE, OSWA GARANTI KI GEN RAPÒ AK KONDISYON, KALITE OSWA PÈFÒMANS LI.
IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OF THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.
Itilizasyon aparèy Microchip nan aplikasyon pou sipò lavi ak/oswa sekirite se antyèman nan risk achtè a, epi achtè a dakò pou defann, dedomaje, epi kenbe Microchip inonsan kont tout domaj, reklamasyon, kostim, oswa depans ki soti nan itilizasyon sa a. Pa gen okenn lisans yo transmèt, implicitement oswa otreman, anba okenn dwa pwopriyete entelektyèl Microchip sof si sa di otreman.
Aparèy Microchip Kòd Pwoteksyon Karakteristik
Remake detay sa yo sou karakteristik pwoteksyon kòd sou pwodwi Microchip:
- Pwodwi Microchip satisfè espesifikasyon yo nan Fich Done Microchip yo.
- Microchip kwè ke fanmi li nan pwodwi yo an sekirite lè yo itilize nan fason ki gen entansyon an, nan espesifikasyon opere, ak nan kondisyon nòmal.
- Microchip valè ak agresif pwoteje dwa pwopriyete entelektyèl li yo. Tantativ pou vyole karakteristik pwoteksyon kòd pwodwi Microchip yo entèdi e yo ka vyole Digital Millennium Copyright Act.
- Ni Microchip ni okenn lòt manifakti semi-conducteurs ka garanti sekirite kòd li a. Pwoteksyon Kòd pa vle di ke nou garanti pwodwi a se "ki pa ka kase". Pwoteksyon Kòd toujou ap evolye. Microchip pran angajman pou li kontinye amelyore karakteristik pwoteksyon kòd pwodwi nou yo.
Erata
© 2024-2025 Microchip Technology
Inc. and its subsidiaries
Dokiman / Resous
 |
MICROCHIP MPF050T PolarFire FPGA Integrated Circuits [pdfGid Itilizatè MPF050T, MPF050T PolarFire FPGA Integrated Circuits, PolarFire FPGA Integrated Circuits, FPGA Integrated Circuits, Integrated Circuits |