

VISHAY IRF9530S Power MOSFET Owner's Manual

Home » VISHAY » VISHAY IRF9530S Power MOSFET Owner's Manual




Contents


- 1 VISHAY IRF9530S Power MOSFET
- **2 Power MOSFET**
 - 2.1 PRODUCT SUMMARY
- **3 FEATURES**
- **4 DESCRIPTION**
- **5 ORDERING INFORMATION**
- 6 ABSOLUTE MAXIMUM RATINGS (TC = 25 °C, unless otherwise
- **7 THERMAL RESISTANCE RATINGS**
- 8 SPECIFICATIONS (TJ = 25 °C, unless otherwise noted)
- 9 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)
- 10 Peak Diode Recovery dV/dt Test Circuit
- 11 TO-263AB (HIGH VOLTAGE)
- 12 RECOMMENDED MINIMUM PADS FOR D2PAK: 3-Lead
- 13 Disclaimer
- 14 Documents / Resources
 - 14.1 References
- 15 Related Posts





Power MOSFET





P-Channel MOSFET

PRODUCT SUMMARY

PRODUCT SUMMARY				
V _{DS} (V)	-100			
RDS(on) (Ù)	V _{GS} = -10 V	0.30		
Q _g max. (nC)	38			
Q _{gs} (nC)	6.8			
Q _{gd} (nC)	21			
Configuration	Single			

FEATURES

- Surface-mount
- · Available in tape and reel
- Dynamic dV/dt rating
- · Repetitive avalanche rated
- P-channel
- 175 °C operating temperature
- · Fast switching
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

Note

* This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

DESCRIPTION

Third-generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness. The D2PAK (TO-263) is a surface-mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface-mount package. The D2PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION

ORDERING INFORMATION						
Package	D2PAK (TO-263)	D2PAK (TO-263)	D2PAK (TO-263)			
Lead (Pb)-free and Halogen-free	SiHF9530S-GE3	SiHF9530STRL-GE3 a	SiHF9530STRR-GE3 a			
Lead (Pb)-free	IRF9530SPbF	IRF9530STRLPbF a	IRF9530STRRPbF a			


ABSOLUTE MAXIMUM RATINGS (TC = 25 °C, unless otherwise noted)

ABSOLUTE MAXIMUM RATINGS ($T_C = 25$ °C, unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT			
Drain-Source Voltage	VDS	-100	V			
Gate-Source Voltage	VGS	± 20				
Continuous Drain Current	V _{GS} at –	T _C = 25 °	- I _D	-12	_	
Continuous Drain Current	10 V	T _C = 100 °C		-8.2	A	
Pulsed Drain Current a			IDM	-48		
Linear Derating Factor		0.59	- W/°C			
Linear Derating Factor (PCB mount) e		0.025	VV/ O			
Single Pulse Avalanche Energy b	EAS	400	mJ			
Avalanche Current a	IAR	-12	А			
Repetitive Avalanche Energy a			EAR	8.8	mJ	
Maximum Power Dissipation $T_C = 25 ^{\circ}C$				88	w	
Maximum Power Dissipation (PCB moun) e $T_A = 25 ^{\circ}\text{C}$			P _D	3.7		
Peak Diode Recovery dV/dt c	dV/dt	- 5.5	V/ns			
Operating Junction and Storage Temperat	TJ, Tstg -55 to +175					
Soldering Recommendations (Peak tem perature) d	For 10 s			300	°C	

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- VDD = -25 V, starting TJ = 25 °C, L = 4.2 mH, Rg = 25 Ω , IAS = -12 A (see fig. 12)
- ISD \leq 12 A, dI/dt \leq 140 A/ μ s, VDD \leq VDS, TJ \leq 175 °C
- 1.6 mm from case
- When mounted on 1" square PCB (FR-4 or G-10 material)

THERMAL RESISTANCE RATINGS



	MILLI	METERS	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
Α	4.06	4.83	0.160	0.190	
A1	0.00	0.25	0.000	0.010	
b	0.51	0.99	0.020	0.039	
b1	0.51	0.89	0.020	0.035	
b2	1.14	1.78	0.045	0.070	
b3	1.14	1.73	0.045	0.068	
С	0.38	0.74	0.015	0.029	
c1	0.38	0.58	0.015	0.023	
c2	1.14	1.65	0.045	0.065	
D	8.38	9.65	0.330	0.380	

	MILLIN	METERS	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
D1	6.86	-	0.270	-	
E	9.65	10.67	0.380	0.420	
E1	6.22	-	0.245	1	
е	2.54 BSC		0.100 BSC		
Н	14.61	15.88	0.575	0.625	
L	1.78	2.79	0.070	0.110	
L1		1.65	0.25	0.066	
L2	-	1.78		0.070	
L3	0.25	BSC	0.010 BSC		
L4	4.78	5.28	0.188	0.208	

ECN: S-82110-Rev. A, 15-Sep-08 DWG: 5970

SPECIFICATIONS (TJ = 25 °C, unless otherwise noted)

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	(-))	62		
Maximum Junction-to-Ambient (PCB mount) ^a	R _{thJA}	54	40	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	¥	1.7		

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS}	= 0, I _D = -250 μA	-100	-	-	V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	Referenc	e to 25 °C, I _D = -1 mA	-	-0.10	353	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	V _{GS} , I _D = -250 μA	-2.0	-	-4.0	٧
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 20 V	2:	2	± 100	nA
	20	V _{DS} =	-100 V, V _{GS} = 0 V	-	-	-100	
Zero Gate Voltage Drain Current	IDSS	V _{DS} = -80 V	, V _{GS} = 0 V, T _J = 150 °C	-	-	-500	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = -10 V	I _D = -7.2 A b	51	-	0.30	Ω
Forward Transconductance	9 _{fs}	V _{DS} =	-50 V, I _D = -7.2 A b	3.7	-	-	S
Dynamic							
Input Capacitance	Ciss	V _{GS} = 0 V, V _{DS} = -25 V, f = 1.0 MHz, see fig. 5		-2	860		pF
Output Capacitance	Coss			2	340	122	
Reverse Transfer Capacitance	C _{rss}			75	93	070	
Total Gate Charge	Qg	V _{GS} = -10 V	I _D = -12 A, V _{DS} = -80 V, see fig. 6 and 13 ^b	-	-	38	nC
Gate-Source Charge	Q _{gs}				-	6.8	
Gate-Drain Charge	Q _{gd}			-	-	21	
Turn-On Delay Time	t _{d(on)}	V_{DD} = -50 V, I_{D} = -12 A, R_{G} = 12 Ω, R_{D} = 3.9 Ω, see fig. 10 b		-	12	19-11	ns
Rise Time	tr			2	52	- 120	
Turn-Off Delay Time	t _{d(off)}			77 EX	31	V	
Fall Time	t _f			-20	39	923	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from		8	4.5	(7)	
Internal Source Inductance	L _S	package and die contact	center of	-	7.5	1 - 2	nH
Gate Input Resistance	Rg	f = 1 MHz, open drain		0.4	-	3.3	Ω
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	Is	MOSFET symbol showing the integral reverse p -n junction diode		-	-	-12	Α
Pulsed Diode Forward Current ^a	I _{SM}			2	2	-48	_ ^
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = -12 A, V _{GS} = 0 V b		-	-	-6.3	٧
Body Diode Reverse Recovery Time	t _{rr}		6	-	120	240	ns
Body Diode Reverse Recovery Charge	Q _{rr}	T _J = 25 °C, I _F = -12 A, dI/dt = 100 A/μs b		-51	0.46	0.92	μC
Forward Turn-On Time	ton	Intrinsic turn-on time is negligible (turn-		on is dor	ninated b	v Is and	(al

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- Pulse width \leq 300 μ s; duty cycle \leq 2 %

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, T_C = 175 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms





Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit

Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit



· Compliment N-channel of D.U.T. for driver




Fig. 14 - For P-Channel

Note


VGS = -5 V for logic level and -3 V drive devices

TO-263AB (HIGH VOLTAGE)

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.

RECOMMENDED MINIMUM PADS FOR D2PAK: 3-Lead



Recommended Minimum Pads

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability. Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limite d to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links. Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustainin g applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and

conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2023 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Document Number: 91364

www.vishay.com Revision: 15-Sep-08

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91077.

For technical questions, contact: hvm@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 www.vishay.com

Documents / Resources



<u>VISHAY IRF9530S Power MOSFET</u> [pdf] Owner's Manual IRF9530S, SiHF9530S, IRF9530S Power MOSFET, Power MOSFET, MOSFET

References

- <u>applications.no</u>
- vishay.com/doc?91000
- TIRF9530S, SiHF9530S Power MOSFET | Vishay

Manuals+