

u-blox C101-D9S Correction Data Receiver Instruction Manual

Home » u-blox » u-blox C101-D9S Correction Data Receiver Instruction Manual



NEO-D9S u-blox D9 correction data receiver Integration manual

Abstract

This document describes the features and specifications of the u-blox D9 correction data receiver.

www.u-blox.com UBX-19026111 - R06 C1-Public

Contents

- 1 Document information
- 2 Integration manual overview
- 3 System description
- 4 Receiver functionality
- 5 Design
- 6 5 Product handling
- 7 Appendix
- 8 Related documents
- 9 Contact
- 10 Documents / Resources
 - 10.1 References
- 11 Related Posts

Document information

Title	NEO-D9S
Subtitle	u-blox D9 correction data receive
Document type	Integration manual
Document number	UBX-19026111
Revision and date	R06 22-Oct-2021
Disclosure restriction	C1-Public

This document applies to the following products:

Type number	FW version	IN/PCN reference	RN reference
NEO-D9S-00A-00	PMP 1.04	_	UBX-20006297
NEO-D9S-01A-00	PMP 1.04	_	UBX-20006297
NEO-D9S-00B-00	PMP 1.04	_	UBX-20006297

u-blox or third parties may hold intellectual property rights in the products, names, logos and designs included in this document. Copying, reproduction, modification or disclosure to third parties of this document or any part thereof is only permitted with the express written permission of u-blox.

The information contained herein is provided "as is" and u-blox assumes no liability for its use. No warranty, either express or implied, is given, including but not limited to, with respect to the accuracy, correctness, reliability and fitness for a particular purpose of the information. This document may be revised by u-blox at any time without notice. For the most recent documents, visit www.u-blox.com. Copyright © 2021, u-blox AG.

Integration manual overview

This document is an important source of information on all aspects of u-blox D9 correction data receiver. The purpose of this document is to provide guidelines for a successful integration of the receiver with the customer's end product.

System description

2.1 Overview

NEO-D9S is a satellite data receiver for L-band correction broadcast, which can be configured for use with a variety of correction services. It decodes the satellite transmission and outputs a correction stream, enabling a high precision GNSS receiver to reach accuracies down to centimeter level.

2.1.1 Satellite L-band DGNSS

Wide area correction services from several service providers are available via the L-band communication satellites. These satellites cover the bulk of the globe's populated surface. However each DGNSS service provider using the L-band channel will possibly have spot beams only covering the relevant area their corrections are valid for. This ensures their correction coverage area is accessible via a satellite and not simply broadcast over large areas of the earth with no feasible use. Each service provider will be allocated a correction service ID and a frequency for a particular part of the globe. In addition the service provider will have a data bit rate for their data stream.

This means that the frequency allocation for a particular service provider could change. It is important that any deployed system can be re-configured if necessary. Service providers do provide information on any frequency changes when required.

2.2 Architecture

The NEO-D9S receiver provides all the necessary RF and baseband processing to enable multi-band, multiconstellation operation. The block diagram below shows the key functionality.

2.2.1 Block diagram




Figure 1: NEO-D9S block diagram



An active antenna is mandatory with the NEO-D9S.

Receiver functionality

This section describes the NEO-D9S operational features and their configuration.

3.1 Receiver configuration

u-blox positioning receivers are fully configurable with UBX protocol messages. The configuration used by the receiver during normal operation is called the "current configuration". The current configuration can be changed during normal operation by sending UBX configuration messages. On start-up the current configuration held in RAM is built from the default firmware settings plus any settings held in flash memory.

Configuration interface settings are held in a database consisting of separate configuration items.

An item is made up of a pair consisting of a key ID and a value. Related items are grouped together and identified under a common group name: CFG-GROUP-*; a convention used in u-center and within this document. Within ucenter, a configuration group is identified as "Group name" and the configuration item is identified as the "item name" under the "Generation 9 Configuration View" "Advanced Configuration" view.

The UBX messages available to change or poll the configurations are the UBX-CFG-VALSET, UBXCFG-VALGET, and UBX-CFG-VALDEL messages.

For more information about these messages and the configuration keys see the configuration interface section in the applicable interface description [2].

3.1.1 Changing the receiver configuration

The configuration messages UBX-CFG-VALSET, UBX-CFG-VALGET and UBX-CFG-VALDEL will result in a UBX-ACK-ACK or a UBX-ACK-NAK response.

3.1.2 Default L-band configuration

The default L-band configuration is:

- CFG-PMP-CENTER_FREQUENCY = 1539812500 Hz
- CFG-PMP-SEARCH WINDOW = 2200 Hz
- CFG-PMP-USE_SERVICE_ID = 1 (true)
- CFG-PMP-SERVICE ID = 50821
- CFG-PMP-DATA RATE = 2400 (B2400) bps
- CFG-PMP-USE DESCRAMBLER = 1 (true)
- CFG-PMP-DESCRAMBLER INIT = 23560
- CFG-PMP-UWERRT = 4
- CFG-PMP-USE PRESCRAMBLING = 0 (false)
- CFG-PMP-UNIQUE_WORD = 0xe15ae893e15ae893

The required satellite center frequency and service data rate might need changing based on the receiver global location to aid acquisition of the required satellite/service (service ID).

The configuration settings can be modified using UBX protocol configuration messages. For more information, see the applicable Interface description [2].

3.1.4 Basic receiver configuration

This section summarizes the basic receiver configuration most commonly used.

3.1.4.1 Communication interface configuration

Several configuration groups allow operation mode configuration of the various communication interfaces. These include parameters for the data framing, transfer rate and enabled input/output protocols. See Communication interfaces section for details. The configuration groups available for each interface are:

Interface	Configuration groups
UART1	CFG-UART1-*, CFG-UART1INPROT-*, CFG-UART1OUTPROT-*
USB	CFG-USB-*, CFG-USBINPROT-*, CFG-USBOUTPROT-*
I2C	CFG-I2C-*, CFG-I2CINPROT-*, CFG-I2COUTPROT-*
SPI	CFG-SPI-*, CFG-SPINPROT-*, CFG-SPIOUTPROT-*

Table 2: Interface configurations

3.1.4.2 Message output configuration

The rate of the supported output messages is configurable.

If the rate configuration value is zero, then the corresponding message will not be output. Values greater than zero indicate how often the message is output.

For periodic output messages the rate relates to the event the message is related to. The rates of the output messages are individually configurable per communication interface. See the CFGMSGOUT-* configuration group.

Some messages, such as UBX-MON-VER, are non-periodic and will only be output as an answer to a poll request.

The UBX-INF-* information messages are non-periodic output messages that do not have a message rate configuration. Instead they can be enabled for each communication interface via the CFG-INFMSG-* configuration group.

All message output is additionally subject to the protocol configuration of the communication interfaces. Messages of a given protocol will not be output until the protocol is enabled for output on the interface (see Communication interface configuration).

3.1.5 L-band service selection

Any particular service provider will have several requirements that need to be configured before the receiver will provide the relevant service provider data:

- Service provider service ID
- Service provider frequency based on geographical location
- Service provider data rate

The service provider will provide the information on the frequency required per geographical location.

All relevant configurations are done via the CFG-PMP message.

The main settings are shown below:

- CFG-PMP-SERVICE ID Example, 50821
- CFG-PMP-CENTER FREQUENCY Can be set from 1525000000 to 1559000000 Hz
- CFG-PMP-DATA_RATE Can be set from 600 bps to 4800 bps

There may be additional settings required that can be configured from the information supplied by the service provider.

The receiver will output raw L-band correction data when a service provider satellite data frame is received. This will be output in the UBX-RXM-PMP message. This message is not output at a fixed rate.

If no selected service provider data frame is detected, no UBX-RXM-PMP message is sent. The output rate of the UBX-RXM-PMP message depends on the data rate of the satellite data stream (600 bps – 4800 bps). The validity of the data frame must be verified by the host software. For frame verification, quality indicators included in this message can be used.

For more information see the Configuration Interface section in the applicable Interface description [2].

3.1.6 Power management

u-blox D9 correction data receiver supports two different externally controlled power modes.

- External cycling of the receiver main power supply with the receiver in continuous mode when powered (no battery backup software/hardware feature is supported, however V_BCKP must be connected to VCC for correct core operation.)
- Instruct the receiver to turn on/off into software back-up mode (with main power still applied) via the UBX-RXM-PMREQ message

3.1.6.1 Continuous mode

u-blox receivers use dedicated signal processing engines optimized for signal acquisition and tracking. The acquisition engine delivers rapid signal searches during cold starts or when insufficient signals are available for data download. The tracking engine delivers signal measurements for message decoding.

3.1.6.2 Power on/off command – software back-up

With message UBX-RXM-PMREQ the receiver can be forced to enter Inactive state (software backup mode) with

main power still applied. It will stay in Inactive state for the time specified in the message or until it is woken up by activity on the RXD1, NRESET pin or EXTINT pin.

3.1.6.2.1 Wake up

The receiver can be woken up by generating an edge on one of the following pins:

- Rising or falling edge on one of the EXTINT pins
- Rising or falling edge on the RXD1 pin
- Rising edge on NRESET pin

All wake-up signals are interpreted as an acquisition request, where the receiver wakes up and tries to obtain the satellite. Wake-up signals have no effect if the receiver is already in Acquisition, Tracking state.

3.1.6.2.2 Behavior while USB host connected

As long as the receiver is connected to a USB host, it will not enter the lowest possible power state.

This is because it must retain a small level of CPU activity to avoid breaching requirements of the USB specification. The drawback, however, is that power consumption is higher.

Wake up by N_RESET, EXTINT pin or UART RX is possible even if the receiver is connected to a USB host. In this case the state of the pin must be changed for a duration longer than one millisecond.

3.2 Communication interfaces

u-blox receivers are equipped with a communication interface which is multi-protocol capable. The interface ports can be used to transmit GNSS measurements, monitor status information and configure the receiver.

A protocol (e.g. UBX, NMEA) can be assigned to several ports simultaneously, each configured with individual settings (e.g. baud rate, message rates, etc.). More than one protocol (e.g. UBX protocol and NMEA) can be assigned to a single port (multi-protocol capability), which is particularly useful for debugging purposes.

The NEO-D9S provides UART1, UART2, SPI, I2C and USB interfaces for communication with a host CPU. The interfaces are configured via the configuration methods described in the applicable interface description [2].

It is important to isolate interface pins when VCC is removed. They can be allowed to float or be connected to a high impedance (Float or tri-state: Hi-Z state). Open collector circuits powered by module VCC are also suitable. They must be powered by module VCC to ensure correct pin state when module VCC is removed.

Example isolation circuit is shown below.




Figure 3: NEO-D9S output isolation




Figure 4: NEO-D9S input isolation

3.2.1 **UART**

A Universal Asynchronous Receiver/Transmitter (UART) port consists of an RX and a TX line. Neither handshaking signals nor hardware flow control signals are available. The UART interface protocol and baud rate can be configured but there is no support for setting different baud rates for reception and transmission.

The NEO-D9S includes two UART serial ports. UART1 can be used as a host interface for configuration, monitoring and control.

The UART RX interface will be disabled when more than 100 frame errors are detected during a one-second period. This can happen if the wrong baud rate is used or the UART RX pin is grounded. An error message appears when the UART RX interface is re-enabled at the end of the one-second period.

Baud rate	Data bits	Parity	Stop bits
9600	8	none	1
19200	8	none	1
38400	8	none	1
57600	8	none	1
115200	8	none	1
230400	8	none	1

Users should allow a short time delay of typically 100 ms between sending a baud rate change message and providing input data at the new rate. Otherwise some input characters may be ignored or the port could be disabled until the interface is able to process the new baud rate.

Note that for protocols such as UBX, it does not make sense to change the default word length values (data bits) since these properties are defined by the protocol and not by the electrical interface.

If the amount of data configured is too much for a certain port's bandwidth (e.g. all UBX messages output on a UART port with a baud rate of 9600), the buffer will fill up. Once the buffer space is exceeded, new messages to be sent will be dropped. To prevent message loss, the baud rate and communication speed or the number of enabled messages should be carefully selected so that the expected number of bytes can be transmitted in less than one second.

Do not use registers 0x00 to 0xFC. They are reserved for future use and they do not currently provide any meaningful data.




Figure 5: I2C register layout

3.2.2.2 Read access types

There are two I2C read transfer forms:

- The "random access" form: includes a slave register address and allows any register to be read.
- The "current address" form: omits the register address.

Figure 6 shows the format of the first one, the "random access" form of the request. Following the start condition from the master, the 7-bit device address and the RW bit (which is a logic low for write access) are clocked onto the bus by the master transmitter. The receiver answers with an acknowledge (logic low) to indicate that it recognizes the address.

Next, the 8-bit address of the register to be read must be written to the bus. Following the receiver's acknowledgment, the master again triggers a start condition and writes the device address, but this time the RW bit is a logic high to initiate the read access. Now, the master can read 1 to N bytes from the receiver, generating a not-acknowledge and a stop condition after the last byte being read.




Figure 6: I2C random read access

If the second form, "current address" is used, an address pointer in the receiver is used to determine which register to read. This address pointer will increment after each read unless it is already pointing at register 0xFF, the highest addressable register, in which case it remains unaltered.

The initial value of this address pointer at start-up is 0xFF, so by default all current address reads will repeatedly read register 0xFF and receive the next byte of message data (or 0xFF if no message data is waiting).





Figure 7: I2C current address read access

3.2.2.3 Write access

The receiver does not provide any write access except for writing UBX and NMEA messages to the receiver, such as configuration or aiding data. Therefore, the register set mentioned in the section Read access is not writeable. Following the start condition from the master, the 7-bit device address and the RW bit (which is a logic low for write access) are clocked onto the bus by the master transmitter. The receiver answers with an acknowledge (logic low) to indicate that it is responsible for the given address.

The master can write 2 to N bytes to the receiver, generating a stop condition after the last byte being written. The number of data bytes must be at least 2 to properly distinguish from the write access to set the address counter in random read accesses.



3.2.3 SPI interface

NEO-D9S has an SPI slave interface that can be selected by setting D_SEL = 0. The SPI slave interface is shared with UART1 and I2C port, the physical pins are same. The SPI pins available are:

- PI MISO (TXD)
- SPI MOSI (RXD)
- SPI_CS_N
- SPI CLK

See more information about communication interface selection from D SEL section.

The SPI interface is designed to allow communication to a host CPU. The interface can be operated in slave mode only.

3.2.3.1 Read access

As the register mode is not implemented for the SPI port, only the UBX/NMEA message stream is provided. This stream is accessed using the back-to-back read and write access (see section Backto-back read andwrite access below). When no data is available to be written to the receiver, MOSI should be held logic high, i.e. all bytes written to the receiver are set to 0xFF.

To prevent the receiver from being busy parsing incoming data, the parsing process is stopped after 50 subsequent bytes containing 0xFF. The parsing process is re-enabled with the first byte not equal to 0xFF.

If the receiver has no more data to send, it sets MISO to logic high, i.e. all bytes transmitted decode to 0xFF. An efficient parser in the host will ignore all 0xFF bytes which are not part of a message and will resume data processing as soon as the first byte not equal to 0xFF is received.

3.2.3.2 Back-to-back read and write access

The receiver does not provide any write access except for writing UBX and NMEA messages to the receiver, such as configuration or aiding data. For every byte written to the receiver, a byte will simultaneously be read from the receiver. While the master writes to MOSI, at the same time it needs to read from MISO, as any pending data will be output by the receiver with this access. The data on MISO represents the results from a current address read, returning 0xFF when no more data is available.




Figure 9: SPI back-to-back read/write access

3.2.4 USB interface

A single USB port is provided for host communication purposes.

The USB 2.0 FS (Full speed, 12 Mbit/s) interface can be used for host communication. Due to the hardware implementation, it may not be possible to certify the USB interface.

If the receiver executes code from internal ROM (i.e. when a valid flash firmware image is not detected), the USB behavior can differ compared to executing a firmware image from flash memory.

USB host compatibility testing is thus recommended in this scenario.

USB suspend mode is not supported.

USB bus-powered mode is not supported.

It is important to connect V_USB to ground and leave data lines open when the USB interface is not used in an application.

The voltage range for V_USB is specified from 3.0 V to 3.6 V, which differs slightly from the specification for VCC. The boot screen is retransmitted on the USB port after enumeration. However, messages generated between boot-up of the receiver and USB enumeration are not visible on the USB port.

There are additional hardware requirements if USB is used:

- V_USB (pin 7) requires 1 uF capacitor mounted adjacent to the pin to ensure correct V_USB voltage detection
- The V_USB (Pin 7) voltage should be sourced from an LDO enabled by the module VCC and supplied from the USB host.
- A pull-down resistor is required on the output of this V_USB LDO
- Pin 5 is USB DM. Pin 6 is USB DP.
- Apply USB_DM and USB_DP series resistors; typically 27 Ω




Figure 10: NEO-D9S example circuit for USB interface

Figure 10: NEO-D9S example circuit for USB interface

R11 = 100 k Ω is recommended

R12, R13 = 27 Ω is recommended

3.3 Predefined PIOs

In addition to the communication ports, there are some predefined PIOs provided by NEO-D9S to interact with the

receiver. These PIOs are described in this chapter.

If hardware backup mode is used a proper isolation of the interfaces is needed.

3.3.1 D SEL

The D SEL pin can be used to configure the functionality of the combined UART1, I2C, and SPI pins.

It is possible to configure the pins as UART1 + I2C, or as SPI. SPI is not available unless D_SEL pin is set to low. See Table 4 below.

Pin no.	D_SEL == 0	D_SEL == 1
20	SPI_MISO	UART1 TXD
21	SPI_MOSI	UART1 RXD
18	SPI_CS_N	I2C SDA
19 SPI_CLK		I2C SCL

3.3.2 RESET_N

The NEO-D9S provides the ability to reset the receiver. The RESET_N pin is an input-only pin with an internal pull-up resistor. Driving RESET_N low for at least 100 ms will trigger a cold start.

The RESET_N pin will delete all information and trigger a cold start. It should only be used as a recovery option.

3.3.3 SAFEBOOT N

The NEO-D9S provides a SAFEBOOT_N pin that is used to command the receiver safe boot mode.

If this pin is low at power up, the receiver starts in safe boot mode and L-band operation is disabled.

The safe boot mode can be used to recover from situations where the flash content has become corrupted and needs to be restored.

In safe boot mode the receiver runs from a passive oscillator circuit with less accurate timing and hence the receiver is unable to communicate via USB.

In this mode only UART1 communication is possible. For communication via UART1 in safe boot mode, the host must send a training sequence (0x55 0x55 at 9600 baud) to the receiver in order to begin communication. After this the host must wait at least 2 ms before sending any data.

It is recommended to have the possibility to pull the SAFEBOOT_N pin low in the application. This can be provided using an externally connected test point or a host I/O port.

3.3.4 TX_READY

This feature enables each port to define a corresponding pin, which indicates if bytes are ready to be transmitted. A listener can wait on the TX-READY signal instead of polling the I2C or SPI interfaces.

The CFG-TXREADY message lets you configure the polarity and the number of bytes in the buffer before the TX-READY signal goes active. By default, this feature is disabled. For USB, this feature is configurable but might not behave as described below due to a different internal transmission mechanism. If the number of pending bytes reaches the threshold configured for this port, the corresponding pin will become active (configurable active-low or active-high), and stay active until the last bytes have been transferred from software to hardware.

This is not necessarily equal to all bytes transmitted, i.e. after the pin has become inactive, up to 16 bytes might still need to be transferred to the host.

The TX_READY pin can be selected from all PIOs which are not in use (see UBX-MON-HW3 in the applicable interface description [2] for a list of the PIOs and their mapping). Each TX_READY pin is exclusively associated to one port and cannot be shared. If PIO is invalid or already in use, only the configuration for the specific TX_READY pin is ignored, the rest of the port configuration is applied if valid. The acknowledge message does not indicate if the TX-READY configuration is successfully set, it only indicates the successful configuration of the port. To validate successful configuration of the TX_READY pin, the port configuration should be read back and the settings of TX-READY feature verified (will be set to disabled/all zero if the settings are invalid).

The threshold when TX_READY is asserted should not be set above 2 kB as it is possible that the internal message buffer limit is reached before this. This results in the TX_READY pin never being set as the messages are discarded before the threshold is reached.

3.3.4.1 Extended TX timeout

If the host does not communicate over SPI or I2C for more than approximately 2 seconds, the device assumes that the host is no longer using this interface and no more packets are scheduled for this port. This mechanism can be changed by enabling "extended TX timeouts", in which case the receiver delays idling the port until the allocated and undelivered bytes for this port reach 4 kB. This feature is especially useful when using the TX-

READY feature with a message output rate of less than once per second, and polling data only when data is available, determined by the TX_READY pin becoming active.

3.3.5 EXTINT

Leave open if unused, this function is disabled by default.

EXTINT is an external interrupt pin with fixed input voltage thresholds with respect to VCC. It is used in software back-up mode to wake the module. Leave open if unused, this function is disabled by default.

3.4 Antenna supervisor

An active antenna supervisor provides the means to check the antenna for open and short circuits and to shut off the antenna supply if a short circuit is detected. Once enabled, the active antenna supervisor produces status messages, reporting in NMEA and/or UBX protocol.

The antenna supervisor can be configured through the CFG-HW-ANT_* configuration items. The current configuration of the active antenna supervisor can also be checked by polling the related CFG-HW_ANT_* configuration items.

The current active antenna status can be determined by polling the UBX-MON-RF message. If an antenna is connected, the initial state after power-up is "Active Antenna OK" in the UBX-MON-RF message in the u-center "Message View".

An active antenna supervisor circuit is connected to the ANT_DET, ANT_OFF, ANT_SHORT_N pins. For an example the open circuit detection circuit using ANT_DET, "high" = Antenna detected (antenna consumes current); "low" = Antenna not detected (no current drawn).

The following schematic details the required circuit and the sections following it explain how to enable and monitor each feature:




Figure 11: NEO-D9S antenna supervisor

The bias-t inductor must be chosen for multi-band operation; a value of 47 nH $\pm 5\%$ is required for our recommended Murata part, with the current limited below its 300 mA

rating. See Antenna bias section for additional information.

Circuit shows buffer [U4]. Buffer is not strictly necessary when supplied from VCC. It is only required when supplying antenna voltage that is not obtained from or controlled by module VCC or VCC_RF.

ESD diode not shown in the image above, it is mounted close to the PCB RF connector.

Design

This section provides information to help carry out a successful schematic and PCB design integrating the NEO-D9S.

4.1 Pin assignment

The pin assignment of the NEO-D9S module is shown in Figure 12. The defined configuration of the PIOs is listed in Table 6.

UART2, V_BCKP software functions are not available in the current software version.

V_BCKP hardware pin must be connected to VCC to ensure correct hardware operation.

UART2 is reserved for future direct connection to u-blox F9 high precision GNSS receivers. It will be enabled in following FW versions.

Do not permanently connect the NEO-D9S UART2 with the ZED-F9P UART2 as the current software in both modules does not support this. A conflict could possibly occur with the default software settings in both modules. Instead, provide a jumper to connect the two UART2 ports when the firmware is supported.




Figure 12: NEO-D9S pin assignment

Pin no	Name	I/O	Description
1	SAFEBOOT_N	1	SAFEBOOT_N (used for FW updates and reconfiguration, leave op en)
2	D_SEL	I	UART 1 / SPI select. (open or high = UART 1)
3	TXD2	0	UART 2 TXD
4	RXD2	I	UART 2 RXD
5	USB_DM	I/O	USB data (DM)
6	USB_DP	I/O	USB data (DP)
7	V_USB	I	USB supply
8	RESET_N	1	RESET (active low)
9	VCC_RF	0	External LNA power
10	GND	I	Ground
11	RF_IN	I	Active antenna L-band signal input
12	GND	I	Ground
13	GND	I	Ground
14	ANT_OFF	0	External LNA disable – default active high
15	ANT_DETECT	I	Active antenna detect – default active high
16	ANT_SHORT_N	0	Active antenna short detect- default active low
17	EXTINT	I	External interrupt pin
18	SDA / SPI CS_N	I/O	I2C data if D_SEL = VCC (or open); SPI chip select if D_SEL = GN D
19	SCL / SPI SLK	I/O	I2C clock if D_SEL = VCC (or open); SPI clock if D_SEL = GND
20	TXD / SPI MISO	0	UART output if D_SEL = VCC (or open); SPI MISO if D_SEL = GN D
21	RXD / SPI MOSI	ı	UART input if D_SEL = VCC (or open); SPI MOSI if D_SEL = GND
22	V_BCKP	1	Connect to VCC
23	VCC	1	Supply voltage
24	GND	I	Ground

4.2 Antenna

An active antenna is mandatory with the NEO-D9S. The NEO-D9S needs to receive L-band signals in order to operate.

A separate L-band antenna should be used to meet the requirement of +4 dBic patch element gain.

A suitable ground plane is required for the antenna to achieve good performance for the Lband antenna.

Location of the antenna is critical for reaching good performance.




Figure 13: Typical L-band active antenna structure




Figure 14: Typical recommended separate NEO-D9S and ZED-F9P RF front end and system

L-band refers to the operating frequency range of 1–2 GHz in the radio spectrum. However in this case we are referring to a corrections receiver that can operate at 1525.0 – 1559.0 MHz (1550.0 1559.0 MHz for NEO-D9S-01A). An active antenna is required to provide sufficient low noise gain at the required correction service frequency and ensure any cable loss does not inpact the antenna noise figure.

Corrections data may be provided to the ZED-F9P via UART2 direct connection (open jumper in Figure 14), refer to the ZED-F9P Integration manual [3] to check if this is supported from the ZED-F9P version/firmware you are using. For more information on the ZED-F9P design in and interfaces see the ZED-F9P Integration Manual [3].


Recommended single L-band antenna required specifications

4.2.1 Antenna bias

The bias-t inductor must be chosen for multi-band operation, a value of 47 nH $\pm 5\%$ is recommended for the recommended Murata L part. It has a self-resonance frequency of 1 GHz and a high impedance (> 500 Ω) at L-band frequencies.

The recommended bias-t inductor (Murata LQG15HS47NJ02) has a maximum current capacity of 300 mA. Hence the current is limited to 70 mA at 3.3V using an active limiter in the recommended circuit shown in Figure 16

below. A 10 Ω resistor (R2) is provided to measure the current. This resistor power rating must be chosen to ensure reliability in the chosen circuit design.



A recommended circuit design for an active antenna bias is shown below. This example shows an external voltage of 3.3 V with current limiting as described above. An ESD protection diode should also be connected to the input as shown.

RF INPUT FOR NEO-D9 AND ANTENNA BIAS NOTE:
BIAS-CIRCUITRY LIMITS THE CURRENT TO ~70MA




Figure 16: NEO-D9S reference design for antenna bias

L1: Murata LQG15HS47NJ02 0402 47 N 5% 0.30 A -55/+125 C

D1: TYCO, 0.25PF, PESD0402-140 -55/+125C

C3: Murata GRM155R61A104KA01 CER X5R 0402 100N 10% 10V

R2: RES THICK FILM CHIP 1206 10R 5% 0.25W

It is recommended to use active current limiting. If active current limiting is not used, the important points covered below need to be taken into account:




Figure 17: NEO-D9S VCC_RF antenna bias

The bias-t inductor and current limiting resistor must be selected to be reliable with a shortcircuit on the antenna feed if no active current limiter is used. Our recommended part has a limit of 300 mA. A part with a higher current capability will be needed if the short circuit current is as described here. This will also be affected by the voltage level of the antenna bias supply due to power dissipation. Take the current limit capability of the antenna bias supply into consideration. In the case where the module supplies the voltage via VCC_RF, a higher value resistor will be needed to ensure the module supply inductor is protected. The current should be limited to below 150 mA at the module supply voltage under short-circuit conditions. In this case a value of 17 Ω or more is required at a module supply of 3 V to limit short circuit current to 150 mA. The DC resistance of the bias-t inductor is assumed to be 1-2 Ω and the module internal feed inductor is assumed to be 1.2 Ω .

If the VCC_RF voltage does not match with the supply voltage of the active antenna, use a filtered external supply. The power dissipation in the resistor and inductor needs to be taken into account based on the supply voltage and short circuit current. The bias-t inductor current capability and the bias resistor value need to be calculated as shown above. The supply voltage for the bias-t and its current capability is part of the calculation.




Figure 18: NEO-D9S external voltage antenna bias

4.3 Power supply

The u-blox NEO-D9S module has two power supply pins: VCC and V_USB.

4.3.1 VCC: Main supply voltage

The VCC pin is connected to the main supply voltage. During operation, the current drawn by the module can vary by some orders of magnitude. For this reason, it is important that the supply circuitry be able to support the peak

power for a short time (see the applicable data sheet [1] for specification).

To reduce peak current during power on, users can employ an LDO that has an in-built current limiter.

Do not add any series resistance greater than 0.2Ω to the VCC supply as it will generate input voltage noise due to dynamic current conditions.

For the NEO-D9S module the equipment must be supplied by an external limited power source in compliance with the clause 2.5 of the standard IEC 60950-1.

4.3.2 NEO-D9S power supply

The NEO-D9S requires a low-noise, low-dropout voltage, and a very low source impedance power supply of 3.3 V typically. No inductors or ferrite beads should be used from LDO to the module VCC pin. The peak currents need to be taken into account for the source supplying the LDO for the module.

A power supply fed by 5 V is shown in the figure below. This example circuit is intended only for the module supply.




Figure 19: NEO-D9S power supply

4.4 NEO-D9S minimal design

The minimal electrical circuit for NEO-D9S operation using the UART1 interface is shown below:




Figure 20: Minimal NEO-D9S design



It is important to connect V USB to ground if USB is not used.



UART2 software functionality will be available in a later firmware update.



Connect the power supply to VCC and V_BCKP.

4.5 EOS/ESD precautions

To avoid overstress damage during production or in the field it is essential to observe strict EOS/ESD/EMI handling and protection measures.

To prevent overstress damage at the RF_IN of your receiver, never exceed the maximum input power as specified in the applicable data sheet [1].

When integrating L-band receivers into wireless systems, pay special attention to electromagnetic and voltage susceptibility issues. Wireless systems include components which can produce Electrostatic Discharge (ESD), Electrical Overstress (EOS) and Electro-Magnetic Interference (EMI).

CMOS devices are more sensitive to such influences because their failure mechanism is defined by the applied voltage, whereas bipolar semiconductors are more susceptible to thermal overstress.

The following design guidelines help in designing robust yet cost-effective solutions.

4.5.1 ESD protection measures

L-band receivers are sensitive to Electrostatic Discharge (ESD). Special precautions are required when handling. Most defects caused by ESD can be prevented by following strict ESD protection rules for production and handling. When implementing passive antenna patches or external antenna connection points, then additional ESD measures as shown in the figure below can also avoid failures in the field.




Figure 21: RF ESD precautions

4.5.2 EOS precautions

Electrical overstress (EOS) usually describes situations when the maximum input power exceeds the maximum specified ratings. EOS failure can happen if RF emitters are close to a L-band receiver or its antenna. EOS causes damage to the chip structures. If the RF_IN is damaged by EOS, it is hard to determine whether the chip structures have been damaged by ESD or EOS.

EOS protection measures as shown in the figure below are recommended for any designs combining wireless communication transceivers (e.g. GSM, GPRS) and L-band in the same design or in close proximity.




Figure 22: Active antenna EOS protection

4.5.3 Safety precautions

The NEO-D9S must be supplied by an external limited power source in compliance with the clause 2.5 of the standard IEC 60950-1. In addition to external limited power source, only Separated or Safety Extra-Low Voltage (SELV) circuits are to be connected to the module including interfaces and antennas.



For more information about SELV circuits see section 2.2 in Safety standard IEC 60950-1.

4.6 Electromagnetic interference on I/O lines

Any I/O signal line with a length greater than approximately 3 mm can act as an antenna and may pick up arbitrary RF signals transferring them as noise into the receiver. This specifically applies to unshielded lines, in which the corresponding GND layer is remote or missing entirely, and lines close to the edges of the printed circuit board.

If, for example, a cellular signal radiates into an unshielded high-impedance line, it is possible to generate noise in the order of volts and not only distort receiver operation but also damage it permanently. Another type of interference can be caused by noise generated at the PIO pins that emits from unshielded I/O lines. Receiver performance may be degraded when this noise is coupled into the L-band antenna.

EMI protection measures are particularly useful when RF emitting devices are placed next to the L-band receiver and/or to minimize the risk of EMI degradation due to self- jamming. An adequate layout with a robust grounding

concept is essential in order to protect against EMI.

Intended Use: In order to mitigate any performance degradation of a radio equipment under EMC disturbance, system integration shall adopt appropriate EMC design practice and not contain cables over three meters on signal and supply ports.

4.6.1 General notes on interference issues

Received L-band signal power at the antenna is very low. At the nominal received signal strength (-128 dBm) it is below the thermal noise floor of -111 dBm. Due to this fact, a L-band receiver is susceptible to interference from nearby RF sources of any kind. Two cases can be distinguished:

- Out-of-band interference: Typically any kind of wireless communications system (e.g. LTE, GSM, CDMA, 3G, WLAN, Bluetooth, etc.) may emit its specified maximum transmit power in close proximity to the L-band receiving antenna, especially if such a system is integrated with the L-band receiver. Even at reasonable antenna selectivity, destructive power levels may reach the RF input of the L-band receiver. Also, larger signal interferers may generate intermodulation products inside the L- band receiver front-end that fall into the L-band band and contribute to in-band interference.
- In-band interference: Although the L-band band is kept free from intentional RF signal sources by radio-communications standards, many devices emit RF power into the L-band band at levels much higher than the L-band signal itself. One reason is that the frequency band above 1 GHz is not well regulated with regards to EMI, and even if permitted, signal levels are much higher than L-band signal power. Notably, all types of digital equipment, such as PCs, digital cameras, LCD screens, etc. tend to emit a broad frequency spectrum up to several GHz of frequency. Also wireless transmitters may generate spurious emissions that fall into L-band band.

As an example, GSM uses power levels of up to 2 W (+33 dBm). The absolute maximum power input at the RF input of the L-band receiver can be +15 dBm. The GSM specification allows spurious emissions for GSM transmitters of up to +36 dBm, while the L-band signal is less than -128 dBm. By simply comparing these numbers it is obvious that interference issues must be seriously considered in any design of a L-band receiver. Different design goals may be achieved through different implementations:

- The primary focus is to prevent damaging the receiver from large input signals. Here the Lband performance under interference conditions is not important and suppression of the signal is permitted. It is sufficient to just observe the maximum RF power ratings of all of the components in the RF input path.
- L-band performance must be guaranteed even under interference conditions. In such a case, not only the maximum power ratings of the components in the receiver RF path must be observed. Further, non-linear effects like gain compression, NF degradation (desensitization) and intermodulation must be analyzed.

Pulsed interference with a low-duty cycle such as GSM may be destructive due to the high peak power levels.

4.6.2 In-band interference mitigation

With in-band interference, the signal frequency is very close to the L-band frequency. Such interference signals are typically caused by harmonics from displays, micro- controller operation, bus systems, etc. Measures against in-band interference include:

- Maintaining a good grounding concept in the design
- Shielding
- Layout optimization
- Low-pass filtering of noise sources, e.g. digital signal lines

- Remote placement of the L-band antenna, far away from noise sources
- Adding an LTE, CDMA, GSM, WCDMA, BT band-pass filter before antenna

4.6.3 Out-of-band interference

Out-of-band interference is caused by signal frequencies that are different from the L-band carrier frequency. The main sources are wireless communication systems such as LTE, GSM, CDMA, WCDMA, Wi-Fi, BT, etc.

Measures against out-of-band interference include maintaining a good grounding concept in the design and adding a L-band band-pass filter into the antenna input line to the receiver.

For GSM applications, such as typical handset design, an isolation of approximately 20 dB can be reached with careful placement of the antennas. If this is insufficient, an additional SAW filter is required on the L-band receiver input to block the remaining GSM transmitter energy.

4.7 Layout

This section details layout and placement requirements of the u-blox D9 correction data receiver.

4.7.1 Placement

L-band signals at the surface of the Earth are below the thermal noise floor. A very important factor in achieving maximum GNSS performance is the placement of the receiver on the PCB. The placement used may affect RF signal loss from antenna to receiver input and enable interference into the sensitive parts of the receiver chain, including the antenna itself. When defining a GNSS receiver layout, the placement of the antenna with respect to the receiver, as well as grounding, shielding and interference from other digital devices are crucial issues and need to be considered very carefully.

Signal loss on the RF connection from antenna to receiver input must be minimized as much as possible. Hence, the connection to the antenna must be kept as short as possible.

Ensure that RF critical circuits are clearly separated from any other digital circuits on the system board. To achieve this, position the receiver digital part closer to the digital section of the system PCB and have the RF section and antenna placed as far as possible away from the other digital circuits on the board.

A proper GND concept shall be followed: The RF section shall not be subject to noisy digital supply currents running through its GND plane.

4.7.2 Thermal management

During design-in do not place the receiver near sources of heating or cooling. The receiver oscillator is sensitive to sudden changes in ambient temperature which can adversely impact satellite signal tracking. Sources can include co-located power devices, cooling fans or thermal conduction via the PCB. Take into account the following questions when designing in the receiver.

- Is the receiver placed away from heat sources?
- Is the receiver placed away from air-cooling sources?
- Is the receiver shielded by a cover/case to prevent the effects of air currents and rapid environmental temperature changes?

High temperature drift and air vents can affect the GNSS performance. For best performance, avoid high temperature drift and air vents near the receiver.

4.7.3 Package footprint, copper and paste mask

Copper and solder mask dimensioning recommendations for the NEO-D9S module packages are provided in this section.

The module edge pads are 0.8 mm x 0.9 mm. Implement a pad size on your PCB as a copper pad size of 0.8 mm x 1.8 mm. Solder mask for the same pad is 0.9 mm x 1.9 mm. Paste mask for the same pad is 0.8 mm x 2.1 mm.

These are recommendations only and not specifications. Consider the paste mask outline when defining the minimal distance to the next component. The exact copper, solder and paste mask geometries, distances, stencil thickness and solder paste volumes must be adapted to the specific production processes (e.g. soldering etc.) of the customer.

4.7.3.1 Mechanical dimensions




Figure 23: NEO-D9S mechanical dimensions

4.7.3.2 Footprint




Figure 24: NEO-D9S suggested footprint (i.e. copper mask)

4.7.3.3 Paste mask




Figure 25: NEO-D9S suggested paste mask

To improve the wetting of the half vias, reduce the amount of solder paste under the module and increase the volume outside of the module by defining the dimensions of the paste mask to form a T-shape (or equivalent) extending beyond the copper mask.

4.7.4 Layout guidance

The presented layout guidance reduces the risk of performance issues at design level.

4.7.4.1 RF In trace

The RF In trace has to work in the middle L-band frequencies.

For FR-4 PCB material with a dielectric permittivity of for example 4.7, the trace width for the 50 Ω line impedance can be calculated.




Figure 26: Microstrip trace width

A grounded co-planar RF trace is recommended as it provides the maximum shielding from noise with adequate vias to the ground layer.




Figure 27: Grounded co-planar RF trace

The RF trace must be shielded by vias to ground along the entire length of the trace and the NEOD9S RF_IN pad should be surrounded by vias as shown in the figure below.




Figure 28: RF input trace

The RF_IN trace on the top layer should be referenced to a suitable ground layer.

4.7.4.2 VCC pad

The VCC pad for the u-blox D9 correction data receiver needs to have as low an impedance as possible with large vias to the lower power layer of the PCB. The VCC pad needs a large pad and the decoupling capacitor must be placed as close as possible. This is shown in the figure below.




Figure 29: VCC pad

4.8 Design guidance

4.8.1 General considerations

Check power supply requirements and schematic:

- Is the power supply voltage within the specified range and noise-free?
- If USB is not used, connect the V_USB pin to ground.

- It is recommended to have a separate LDO for V_USB that is enabled by the module VCC. This is to comply with the USB self-powered specification.
- If USB is used, is there a 1 uF capacitor right near the V_USB pin? This is just for the V_USB pin.
- Is there a 1 uF cap right next to the module VCC pin?
- Connect the power supply to VCC and V_BCKP.
- Compare the peak current consumption of the NEO-D9S L-band module with the specification of your power supply.
- L-band receivers require a stable power supply. Avoid series resistance (less than 0.2 Ω) in your power supply
 line (the line to VCC) to minimize the voltage ripple on VCC. See the NEOD9S Power supply section in the
 Design chapter for more information on the power supply requirements.
- All I/O (including UART) must not be pulled high before power ON.
- Any pull ups must be tied to module VCC to ensure they are at the correct state on power ON and OFF.
- Allow all I/O to Float/High impedance (High-Z) when VCC is not applied.

4.8.2 RF front-end circuit options

It is mandatory that the RF input is fed by an active antenna meeting the requirements for the NEO-D9S.

The first stages of the signal processing chain are crucial to the overall receiver performance.

When an RF input connector is employed this can provide a conduction path for harmful or destructive electrical signals. If this is a likely factor the RF input should be protected accordingly.

Additional points on the RF input

- What is the expected quality of the signal source (antenna)?
- What is the external active antenna signal power?
- What is the bandwidth and filtering of the external active antenna?
- Does the L-band external antenna meet the recommended +4 dBic patch element gain for the 1525 MHz –
 1559 MHz band?

Are destructive RF power levels expected to reach the RF input? Is interference from wireless transmitters expected?

- What are the characteristics of these signals (duty cycle, frequency range, power range, spectral purity)?
- What is the expected L-band performance under interference conditions?
 Is there a risk of RF input exposure to excessive ESD stress?
- In the field: Can the user access the antenna connector?
- PCB / system assembly: Is there risk that statically charged parts (e.g. patch antennas) may be discharged through the RF input?

The following subsections provide several options addressing the various questions above: In some applications, such as cellular transceivers, interference signals may exceed the maximum power rating of the RF_IN input. To avoid device destruction use of external input protection is mandatory.

During assembly of end-user devices which contain passive patch antennas, an ESD discharge may occur during production when pre-charged antennas are soldered to the Lband receiver board.

In such cases, use of external protection in front of RF_IN is mandatory to avoid device destruction.

ESD discharge cannot be avoided during assembly and / or field use. Note that SAW filters are susceptible to ESD damage. To provide additional robustness an ESD protection diode may be placed at the antenna RF connector to GND.

Check RF input requirements and schematic:

- With the NEO-D9S L-band module, an active antenna meeting our antenna requirements is mandatory to achieve the performance values as written in the NEO-D9S datasheet and with a minimum gain of 20 dB being reached at the module RF_IN pin.
- The total maximum noise figure including external LNA (or the LNA in the active antenna) should be around 3 dB.
- Ensure active antenna gain is ideally between 30 40 dB gain.
- Make sure the antenna is not placed close to noisy parts of the circuitry and does not face any other noisy elements (for example micro-controller, display).
- ESD protection on the RF input is mandatory.
- · Bias-t inductor must be L-band frequency selected
- Ensure RF trace is tuned for 50 Ω to ensure L-band band width 4.8.4 Schematic design For a minimal design with the NEO-D9S L-band modules, consider the following functions and pins:
- Connect the power supply to VCC and V_BCKP.
- V_USB: If USB is used it is recommended V_USB is to be powered as per USB self-powered mode specification.
- If USB is not used connect V_USB to ground.
- Ensure an optimal ground connection to all ground pins of the NEO-D9S L-band module.
- Choose the required serial communication interfaces (UART, USB, SPI or I2C) and connect the appropriate pins to your application.
- Antenna bias is required, see NEO-D9S antenna bias section.

4.8.5 Layout design-in guideline

- Is the receiver placed away from heat sources?
- Is the receiver placed away from air-cooling sources?
- Is the receiver shielded by a cover/case to prevent the effects of air currents and rapid environmental temperature changes?
- Is the receiver placed as recommended in the Layout and Layout guidance?
- Assure a low serial resistance on the VCC power supply line (choose a line width > 400 um).
- Keep the power supply line as short as possible.
- Add a ground plane underneath the module to reduce interference. This is especially important for the RF input line.
- For improved shielding, add as many vias as possible around the micro strip/co-planar waveguide, around the serial communication lines, underneath the module, etc.


5 Product handling

5.1 ESD handling precautions

NEO-D9S contains highly sensitive electronic circuitry and is an Electrostatic Sensitive Device (ESD). Observe precautions for handling! Failure to observe these precautions can result in severe damage to the GNSS receiver!

• Unless there is a galvanic coupling between the local GND (i.e. the work table) and the PCB GND, then the first point of contact when handling the PCB must always be between the local GND and PCB GND.

- Before mounting an antenna patch, connect ground of the device.
- When handling the RF pin, do not come into contact with any charged capacitors and be careful when contacting materials that can develop charges (e.g. patch antenna ~10 pF, coax cable ~50-80 pF/m or soldering iron).
- To prevent electrostatic discharge through the RF input, do not touch any exposed antenna area. If there is any risk that such exposed antenna area is touched in non- ESD protected work area, implement proper ESD protection measures in the design.
- When soldering RF connectors and patch antennas to the receiver's RF pin, make sure to use an ESD-safe soldering iron (tip)



5.2 Soldering Soldering paste

Use of "no clean" soldering paste is highly recommended, as it does not require cleaning after the soldering process. The paste in the example below meets these criteria.

- Soldering paste: OM338 SAC405 / №143714 (Cookson Electronics)
- Alloy specification: Sn 95.5/ Ag 4/ Cu 0.5 (95.5% tin/ 4% silver/ 0.5% copper)
- Melting temperature: 217 °C
- Stencil thickness: The exact geometry, distances, stencil thicknesses and solder paste volumes must be adapted to the customer's specific production processes (e.g. soldering).

Reflow soldering

A convection-type soldering oven is highly recommended over the infrared-type radiation oven.

Convection-heated ovens allow precise control of the temperature, and all parts will heat up evenly, regardless of material properties, thickness of components and surface color.

As a reference, see "IPC-7530 Guidelines for temperature profiling for mass soldering (reflow and wave) processes", published in 2001.

Preheat phase

During the initial heating of component leads and balls, residual humidity will be dried out. Note that the preheat phase does not replace prior baking procedures.

- Temperature rise rate: max 3 °C/s. If the temperature rise is too rapid in the preheat phase, excessive slumping may be caused
- Time: 60 120 s. If the preheat is insufficient, rather large solder balls tend to be generated.
 Conversely, if performed excessively, fine balls and large balls will be generated in clusters
- End temperature: 150 200 °C. If the temperature is too low, non-melting tends to be caused in areas containing large heat capacity

Heating - reflow phase

The temperature rises above the liquidus temperature of 217 °C. Avoid a sudden rise in temperature as the slump of the paste could become worse.

- Limit time above 217 °C liquidus temperature: 40 60 s
- Peak reflow temperature: 245 °C

Cooling phase

A controlled cooling prevents negative metallurgical effects of the solder (solder becomes more brittle) and possible mechanical tensions in the products. Controlled cooling helps to achieve bright solder fillets with a good shape and low contact angle.

• Temperature fall rate: max 4 °C/s

To avoid falling off, the modules should be placed on the topside of the motherboard during soldering. The final soldering temperature chosen at the factory depends on additional external factors such as the choice of soldering paste, size, thickness and properties of the base board, etc. Exceeding the maximum soldering temperature in the recommended soldering profile may permanently damage the module.





Figure 30: Soldering profile



Modules must not be soldered with a damp heat process.

Optical inspection

After soldering the module, consider optical inspection.

Cleaning

Do not clean with water, solvent, or ultrasonic cleaner:

- Cleaning with water will lead to capillary effects where water is absorbed into the gap between the baseboard and the module. The combination of residues of soldering flux and encapsulated water leads to short circuits or resistor-like interconnections between neighboring pads.
- Cleaning with alcohol or other organic solvents can result in soldering flux residues flowing underneath the module, into areas that are not accessible for post-cleaning inspections. The solvent will also damage the sticker and the printed text.
- Ultrasonic cleaning will permanently damage the module, in particular the quartz oscillators.

 The best approach is to use a "no clean" soldering paste and eliminate the cleaning step after the soldering.

Repeated reflow soldering

Repeated reflow soldering processes or soldering the module upside down are not recommended.

A board that is populated with components on both sides may require more than one reflow soldering cycle. In such a case, the process should ensure the module is only placed on the board submitted for a single final upright reflow cycle. A module placed on the underside of the board may detach during a reflow soldering cycle due to lack of adhesion.

The module can also tolerate an additional reflow cycle for re-work purposes.

Wave soldering

Base boards with combined through-hole technology (THT) components and surface-mount technology (SMT) devices require wave soldering to solder the THT components. Only a single wave soldering process is encouraged for boards populated with modules.

5.3 Tapes

Figure 32 shows the feed direction and illustrates the orientation of the NEO-D9Ss on the tape:




Figure 32: Orientation of NEO-D9S on the tape

The dimensions of the tapes for NEO-D9S are specified in Figure 33 (measurements in mm).




Figure 33: NEO-D9S tape dimensions (mm)

5.4 Reels

The NEO-D9S receivers are deliverable in quantities of 250 pieces on a reel. The receivers are shipped on reel type B, as specified in the u-blox Package Information Guide [4].

5.5 Moisture sensitivity levels

The moisture sensitivity level (MSL) for NEO-D9S is specified in the table below.

Appendix

A Stacked patch antenna

A typical low cost L1 + L2 + L-band antenna is based on a stacked patch antenna design. This consists of two discrete ceramic patch elements with an L1/L-band patch above an L2 patch.




Figure 34: Ceramic stack

When used in an automotive application, the antenna placement can affect the phase center variation owing to the size and shape of the ground plane coupled with the effects of the adjacent structures. A phase center variation calibration is required to check the actual antenna position. A successful calibration can be made if the phase variation of a specific antenna is repeatable between samples.

To obtain the best antenna performance in an automotive application, mount the antenna in the center of a conductive car roof without any inclination. The antenna requires good signal levels and as wide a view of the sky as possible. The antenna must not be placed under a dashboard, in the rear view mirror, or on the rear parcel shelf.

An L1 + L2 + L-band stacked patch antenna must have a good band-pass performance from the patch elements with low attenuation from SAW band-pass filtering. An example of the measured frequency characteristics of a low-cost L1 + L2 + L-band antenna is shown below.




Figure 35: Low cost L1/L2/L-band antenna band characteristics

In the above test the L-band antenna patch gain and pass band roll off is not to the required specification and is included purely as an example.

B Glossary

Abbreviation	Definition		
ANSI	American National Standards Institute		
ARP	Antenna reference point		
BeiDou	Chinese navigation satellite system		
BBR	Battery-backed RAM		
CDMA	Code-division multiple access		
EMC	Electromagnetic compatibility		
ЕМІ	Electromagnetic interference		
EOS	Electrical overstress		
EPA	Electrostatic protective area		
ESD	Electrostatic discharge		
Galileo	European navigation satellite system		
GLONASS	Russian navigation satellite system		
GND	Ground		

Related documents

[1] NEO-D9S-00B Data sheet, UBX-21040020

NEO-D9S-00A Data sheet, UBX-21008859

NEO-D9S-01A Data sheet, UBX-21008860

- [2] PMP 1.04 Interface description, UBX-21040023
- [3] ZED-F9P Integration manual, UBX-18010802
- [4] Packaging information for u-blox chips, modules, and antennas, UBX-14001652

For regular updates to u-blox documentation and to receive product change notifications please register on our homepage https://www.u-blox.com.

Revision history

Revis io	Date	Name	Status / comments	
R01	4-Jul-19	ghun	NEO-D9S-00B: Objective Specification	
R02	17-Dec-1 9	ghun/jh ak	NEO-D9S-00B: Advance Information – V_BCKP pin connect to VCC. I2C, SPI, a ntenna supervisor, EXTINT, TX-READY, extended TX timeout, softwareback-up mode added.	
R03	4-Feb-20	ghun	NEO-D9S-00B: Early production information – I2C address changed.	
R04	19-Feb-2 0	ghun	NEO-D9S-00B: Early production information – Tape dimension picture updated, missing tape picture added.	
R05	13-Oct-2 0	ghun/da ma	USB interface section update. Add C/N0 specification in antenna section. Add C/N0 levels limits in production testing section	
R06	22-Oct-2 1	dama	NEO-D9S-00A and NEO-D9S-01A: Advance information	

Contact

u-blox Offices North, Central and South America

u-blox America, Inc.

Phone: +1 703 483 3180 E-mail: info_us@u-blox.com

Regional Office West Coast

Phone: +1 408 573 3640 E-mail: <u>info_us@u-blox.com</u>

Technical Support Phone: +1 703 483 3185

E-mail: support_us@u-blox.com

Headquarters

Europe, Middle East, Africa

u-blox AG

Phone: +41 44 722 74 44
E-mail: info@u-blox.com
Support: support@u-blox.com

Asia, Australia, Pacific u-blox Singapore Pte. Ltd. Phone: +65 6734 3811

E-mail: <u>info_ap@u-blox.com</u> Support: <u>support_ap@u-blox.com</u>

Documents / Resources



u-blox C101-D9S Correction Data Receiver [pdf] Instruction Manual

C101-D9S Correction Data Receiver, C101-D9S, Correction Data Receiver, Data Receiver, Receiver

eiver

References

- O Roblox
- Home | u-blox
- F© ECFS
- F© ECFS
- Home | u-blox

Manuals+,