TOSHIBA SIWDT-A Clock Selective Watchdog Timer



9

# **TOSHOBA SIWDT-A Clock Selective Watchdog Timer Instruction Manual**

Home » TOSHOBA » TOSHOBA SIWDT-A Clock Selective Watchdog Timer Instruction Manual




#### **Contents**

- 1 TOSHIBA SIWDT-A Clock Selective Watchdog
- Timer
- 2 Preface
- **3 Conventions**
- **4 Function and Operation**
- **5 Protection Control**
- **6 Registers**
- 7 Documents / Resources
  - 7.1 References
- **8 Related Posts**



**TOSHIBA SIWDT-A Clock Selective Watchdog Timer** 



#### **Preface**

Document name
Clock Control and Operation Mode
Exception
Power Supply and Reset Operation
Product Information

#### **Conventions**

- Numeric formats follow the rules as shown below: Hexadecimal: 0xABC Decimal: 123 or 0d123 Only when it needs to be explicitly shown that they are decimal numbers.
- Binary: 0b111 It is possible to omit the "0b" when the number of bits can be distinctly understood from a sentence.
- "\_N" is added to the end of signal names to indicate low active signals.
- It is called "assert" that a signal moves to its active level, and "deassert" to its inactive level.
- When two or more signal names are referred to, they are described as [m: n]. Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by [] define the register. Example: [ABCD]
- "n" substitutes the suffix number of two or more same kind of registers, fields, and bit names. Example: [XYZ1],
   [XYZ2], [XYZ3] → [XYZn]
- "x" substitutes the suffix number or character of units and channels in the Register List. In the case of unit, "x" means A, B, and C ...
- Example: [ADACR0], [ADBCR0], [ADCCR0] → [ADXCR0] In case of channel, "x" means 0, 1, and 2... Example:

## [T32A0RUNA], [T32A1RUNA], [T32A2RUNA] → [T32AxRUNA]

- The bit range of a register is written as [m: n]. Example: Bit[3: 0] expresses the range of bit 3 to 0.
- The configuration value of a register is expressed by either the hexadecimal number or the binary number.
   Example: [ABCD]<EFG> = 0x01 (hexadecimal), [XYZn]<VW> = 1 (binary)
- Word and Byte represent the following bit length. Byte: 8 bits Half word: 16 bits Word: 32 bits Double word: 64 bits
- Properties of each bit in a register are expressed as follows: R: Read-only W: Write only R/W: Read and Write are possible
- Unless otherwise specified, register access supports only word access.
- The register defined as reserved must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having a default value of "-" is unknown.
- When a register containing both writable bits and read-only bits is written, read-only bits should be written with their default value, In the cases that default is "-", follow the definition of each register.
- Reserved bits of the Write-only register should be written with their default value. In the cases that the default is "-", follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.

All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.

#### **Terms and Abbreviations**

Some of the abbreviations used in this document are as follows:

#### **SIWDT Clock Selective Watchdog Timer**

#### **Outlines**

When the CPU executes a malfunction (a runaway) caused by noise or others, the watchdog timer detects it and gives a trigger to the CPU to resume the correct function.

Function Classif ication	Function	Operation
	Clock selection	It is possible to select the source clock of runaway detection f rom "fsys/4", "fIHOSC1", and "fIHOSC2".
Timer Control	Detection time control	It is possible to select the detection time between 215 to 229 counts of the selection clock.
Decision Control	Window selection	It is possible to select the clear window of runaway detection f rom "No settings", "Later 1/2" and "Last 1/4".
Detection Control	Detection behavior	It is possible to select the behavior of the runaway detection f rom "Interrupt" and "Reset".
	Mode selection	It is possible to select the "Protection A mode" which cannot be released except for RESET, and "Protection B mode" which h can be
	Wode Sciedion	released by [SIWDxPRO] <protect>.</protect>
Protection Contro	Control of modification of the oscillation clock control bit of the internal high-speed oscillator (IHOSC2)	It is possible to control modification of the oscillation clock control bit of the internal high-speed oscillator (IHOSC2).

# Configuration

Figure 2.1 shows the block diagram of the watchdog timer.




Figure 2.1 SIWDT block diagram

**Table 2.1 List of Signals** 

No	Symbol	Signal Name	I/O	Related Reference Manual
1	sys	System Clock	Input	Clock Control and Operation Mode
2	fIHOSC1	Internal Oscillator 1	Input	Clock Control and Operation Mode
3	fIHOSC2	Internal Oscillator 2	Input	Clock Control and Operation Mode
4	INTWDTx	Watchdog Timer Interrupt	Output	Exception
5	WDTRSTOU T	Watchdog Timer Reset	Output	Clock Selective Watchdog Timer  Clock Control and Operation Mode ( Note)
6	OSCPRO	Control of modification of the oscillation c lock control bit of the internal high-speed oscillator (IHOSC2)	Output	Product Information

**Note:** Refer to "Clock Selective Watchdog Timer" for the TXZ family and "Clock Control and Operation Mode" for the TXZ+ family.

# **Function and Operation**

# **Basic Operation**

The watchdog timer (WDT) is for detecting malfunctions (runaway) of the CPU caused by noises or other disturbances and remedying them to return the CPU to normal operation. If the watchdog timer detects a runaway, it generates an INTWDTx interrupt or reset. When the clear code (0x4E) is written to the [SIWDxCR] register, the counter is cleared and re-starts the count.

## **Clock Supply**

The SIWDT starts the count immediately after the reset is deasserted. The selected clock is "the system clock (fsys) of 4 divisions" at that time. If the watchdog timer is not used, it should be disabled. When the setting is changed, it should be disabled, too.

#### **Clock Selection Circuit**

#### **Clock Selection**

The clock which is selected from "the system clock (fsys) of 4 division", "internal oscillation clock 1 (fIHOSC1)", and "internal oscillation clock 2 (fIHOSC2)" by [SIWDxMOD]<br/>
WDCLS>, is used as input clock.

## **Clock Run and Stop**

If you want to stop the count clock, you should confirm that the SIWDT is stopping. The operation of SIWDT is set to "1" to [SIWDxEN]<WDTE>. The [SIWDxCR] register should be set to disable code(0xB1) after the [SIWDxEN] <WDTE> is set to "0" for stopping SIWDT. The SIWDT is disabled, and the counter is cleared.

#### **Detection Time Control**

The detection time is selected from among 215,217,219,221,223,225,227 and 229 by [SIWDxMOD]<WDTP[2:0]>.

#### **Detection Behavior Control**

The generator which is selected by the [SIWDxMOD]<RESCR> after the elapse of detection time, is "watchdog timer interrupt(INTWDTx)", or "reset".

# **Window Control**

# **Clear Window Setting**

The clear window is selected with [SIWDxMOD]<WDCWD> from among none specified, the latter half of the detection interval, and the last quarter of the detection interval. If the clear code is written during the clear window interval, the counter is cleared and re-starts the count.




Figure 3.1 Clear code writes during the clear window interval

If the clear code is written before the clear window, the operation is as follows according to the setting of [SIWDxMOD]<RESCR>.

When [SIWDxMOD]<RESCR> = 1 and the reset generation is enabled, the reset is asserted and the SIWDT becomes the initialization state.




Figure 3.2 Clear code writes before the clear window (1)

When [SIWDxMOD]<RESCR> = 0 or the INTWDTx generation is enabled, the INTWDTx is generated and [SIWDxMOD]<INTF> is set to 1 for every write of the clear code. The counter continues the count and the INTWDTx is generated at the detection time, again.




Figure 3.3 Clear code writes before the clear window (2)

#### **Protection Control**

#### **Protection Mode**

There are two types of protection modes to prevent unexpected writing. Its setting should be done while [SIWDxEN]<WDTE> is "1".

# **Protection A mode**

[SIWDxPRO]<PROTECT> should be set to 0xA9 to select the protection A mode. Only 0x4E (Clear code) can be written to [SIWDxCR]<WDCR> in this mode. Other code writing is ignored. The protection A mode can be cleared only by the reset initialization.

# **Protection B mode**

[SIWDxPRO]<PROTECT> should be set to 0x74 to select the protection B mode. Only 0x4E (Clear code) can be written to [SIWDxCR]<WDCR> and only 0x1E (protection B mode clear) can be written to [SIWDxPRO] <PROTECT>. Other code written to the fields is ignored.

# Oscillation Clock Control Bit of Internal High-speed Oscillator (IHOSC2)

When [SIWDxOSCCR]<OSCPRO> is set to "1", the write is inhibited to the oscillation clock control bit of the internal high-speed oscillator (IHOSC2). For the internal oscillation clock control bit, refer to the Reference Manual "Product Information".

#### **Monitor Register Control**

The [SIWDxMONI]<MONI[29:0]> should be read multiple times. When the real value is different. it is shown that

the counter is working.

# **Operation Status of Counter**

In debug halt, the counter of SIWDT is stopped. Refer to the Reference Manual "Clock Control and Operation Mode" for each operation mode.

# **Registers**

# **List of Registers**

The control registers and their addresses are shown as follows:

Peripheral function		Channel /Unit	Base address		
		Chamile / Onit	TYPE 1	TYPE 2	TYPE 3
		ch0	0x400BB400	0x400A0600	0x40040600
Watchdog Timer	SIWDT	ch1	_	0x400A0700	0x40040700

**Note:** The channel/unit and base address types are different by-products. Please refer to "Products Information" in the reference manual for the details.

Register Name	Address (Base+)	
Protection Register	[SIWDxPRO]	0x0000
Enable Register	[SIWDxEN]	0x0004
Control Register	[SIWDxCR]	0x0008
Mode Register	[SIWDxMOD]	0x000C
Count Monitor Register	[SIWDxMONI]	0x0010
Oscillator Control Register	[SIWDxOSCCR]	0x0014

# **Details of Registers**

[SIWDxPRO] (Protection Register)

**Note:** When [SIWDxEN]<WDTF> is "Operating," this field can be written except in the protection A mode.

[SIWDxEN] (Enable Register)

Bit	Bit Symbol	After Res	Туре	Function
31:8	_	0	R	Read as "0"
				Protection mode 0x1E: No protection  0xA9: Protection A mode setting 0x74: Protection B mode setting
7:0	PROTECT[7:0]	0x1E	R/W	The other settings are ignored.

# [SIWDxCR] (Control Register)

Bit	Bit Symbol	After Res	Туре	Function
31:2	_	0	R	Read as "0"
				Operation flag 0: Stop
				1: Operating
1	WDTF	1	R	SIWDT operation status is shown.
				Enable or Disable control 0: Disabled.
				1: Enabled.
0	WDTE	1	R/W	When the watchdog timer is disabled, it is necessary to disable that this bit should be set to 0 and then the disable code (0xB1) should be written to [SIWDxCR] <wdcr>.  [SIWDxEN]<wdte> should be set to 1 to return to the enable state.</wdte></wdcr>

# [SIWDxMOD] (Mode Register)

Bit	Bit Symbol	After Reset	Туре	Function
31:8	_	0	R	Read as "0"
				Disable code and Clear code 0xB1: Disable code
				0x4E: Clear code
7:0	WDCR[7:0]	Undefined	W	The other code writes are ignored.

 $\textbf{Note:} \ This \ can \ be \ written \ when \ [SIWDxEN] < WDTF > is \ ``Stop" \ except \ in \ the \ protection \ setting \ state.$ 

[SIWDxMONI] (Count Monitor Register)

Bit	Bit Symbol	After Reset	Туре	Function
31:14	_	0	R	Read as "0"
				Clock selection 00: fsys/4 01: internal oscillation clock (IHOSC1) 10: internal oscillation cl
				ock (IHOSC2)
13:12	WDCLS[1:0]	00	R/W	11: Reserved.
11	_	0	R	Read as "0"
				Detection time selection
				(find = The clock which is selected by <wdcls>) 000: 2<sup>15</sup>/find</wdcls>
				001: 2 <sup>17</sup> /find
				010: 2 <sup>19</sup> /find
				011: 2 <sup>21</sup> /find
				100: 2 <sup>23</sup> /find
10:8	WDTP[2:0]	000	R/W	101: 2 <sup>25</sup> /find
				110: 2 <sup>27</sup> /find
				111: 2 <sup>29</sup> /find
7:6	_	0	R	Read as "0"
				Clear window setting 00: No settings
				01: Latter 1/2
				10: Last 1/4
5:4	WDCWD[1:0]	00	R/W	11: Reserved.
3:2	_	0	R	Read as "0"
				INTWDTx generation by the clear code write before the clear window 0: Not generated.
			R	1: Generated.
1	INTF	0		The clear set of flag 0: don't care
			w	1: clear to "0"
				Operation after the runaway detection
0	RESCR	1	R/W	0: INTWDTx interrupt request is generated. 1: Reset is asserte d to MCU.

Bit	Bit Symbol	After Reset	Туре	Function
31:30	_	0	R	Read as "0"
29:0	MONI[29:0]	Undefined	R	Counter monitor  This register should be read multiple times. When the read values are different, it is shown that the counter is working. The real value is not precisely correct. It should be used as a reference value.

# [SIWDxOSCCR] (Oscillation Enable Register)

Bit	Bit Symbol	After Re set	Туре	Function
31:1	_	0	R	Read as "0"
0	OSCPRO	0	R/W	Write protection for the oscillation clock control bit of the internal hi gh-speed oscillator (IHOSC2). (Note2)  0: Disable  1: Enable

**Note1:** When [SIWDxEN]<WDTF> is "Stop", this bit can be written except in the protection setting state. **Note 2:** For the oscillation clock control bit of the internal high-speed oscillator (IHOSC2), refer to Reference Manual "Product Information".

# **Precaution**

- When [SIWDxPRO] is "0x1E" (No protection) or "0x74" (Protection B mode) Before CPU transfer low-power consumption mode (STOP1/STOP2/IDLE) from Normal mode, the watchdog timer should be disabled. For details on setting procedure, refer to the Reference Manual "Clock Control and Operation Mode".
- When [SIWDxPRO] is "0x9A" (Protection A mode) The count clock operation in each low-power consumption mode is shown in Table 5.1. For the oscillation clock control bit of the internal high-speed oscillator (IHOSC2), refer to the Reference Manual "Product Information".

Table 5.1 Count Clock Operation in Each Low-power Consumption Mode

Count clock	(	IDLE mode	STOP1 mode
fsys/4		Keep up	Stopped
fIHOSC1		Keep up	Stopped
	When the oscillation clock control bit is [CGOSCCR] <ihosc2en></ihosc2en>	Keep up	Stopped
fIHOSC2	When the oscillation clock control bit is  [RLMLOSCCR] <poscen></poscen>	Keep up	Keep up

# Revision History Table 6.1 Revision History

Revision	Date	Description
1.0	2017-09-08	First release
		- 3.5 Detection Behavior Control
		Added INTWDTx in "watchdog timer interrupt"
		- 3.9 Operation Mode and Operation Status Added Table 3.1
		- 4.1 List of Register Modified Note
		- 4.2.4 [SIWDxMOD]
2.0	2018-03-23	Modified INTWDT to INTWDTx of <intf><rescr></rescr></intf>
		- Precaution
		Modified explanation
		- 1 Outlines
		Deleted Table title
		- 4.1 List of Registers
		Added base address of TYPE2(ch1) and TYPE3
		- 4.2.3 [SIWDxCR]
3.0	2018-06-19	Modified after reset value of <wdcr[7:0]> to undefined</wdcr[7:0]>
		- 4.2.5 [SIWDxMONI]
		Modified after reset value of <moni[29:0]> to undefined</moni[29:0]>

		- 1. Outlines
		The name and description of the 2nd function of "Protection Control" are changed.
		- Table 2.1 List of Signals
		The signal name and related reference manual of OSCPRO are changed.
		- 3.2. Clock Supply
		The description is changed.
		<ul> <li>- 3.7.2. Oscillation Clock Control Bit of Internal High-speed Oscillator (IHOSC2)</li> <li>) The description for the oscillation clock control bit of the internal high-speed oscillator (IHOSC2) is changed.</li> </ul>
		- 3.9. Operation Status of Counter A table is deleted.
		The description for the counter is changed.
3.1	2023-06-14	- 4.2.6. <i>[SIWDxOSCCR]</i> (Oscillation Enable Register) The description for <o scpro=""> is changed.</o>
		Note 2 is changed.
		- 5. Precaution
		The description is changed.
3.2	2023-09-15	- Table 2.1 List of Signals
		Corrected reference manual name for WDTRSTOUT.
	l	I .

# **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Products".
- TOSHIBA reserves the right to make changes to the information in this document and related Products without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.

Though TOSHIBA works continually to improve the Product's quality and reliability, the Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of a Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.

Before customers use the Product, create designs including the Product, or incorporate the Product into their applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions outlined in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for.

Customers are solely responsible for all aspects of their product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.

PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENT OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").

Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life-supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signalling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to the power plant. IF YOU USE THE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR THE PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.

- Do not disassemble, analyze, reverse engineer, alter, modify, translate or copy the Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of the Product.
- No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.

ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR THE PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Products or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.

Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

## **Documents / Resources**



TOSHOBA SIWDT-A Clock Selective Watchdog Timer [pdf] Instruction Manual SIWDT-A Clock Selective Watchdog Timer, SIWDT-A, Clock Selective Watchdog Timer, Selective Watchdog Timer, Watchdog Timecr, Timecr

# References

- Top Page | Toshiba Electronic Devices & Storage Corporation | Americas United States
- User Manual

Manuals+, Privacy Policy

This website is an independent publication and is neither affiliated with nor endorsed by any of the trademark owners. The "Bluetooth®" word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. The "Wi-Fi®" word mark and logos are registered trademarks owned by the Wi-Fi Alliance. Any use of these marks on this website does not imply any affiliation with or endorsement.