



Surenoo SOC1602B Series Character OLED Module User **Manual**

Home » Surenoo » Surenoo SOC1602B Series Character OLED Module User Manual




Contents

- 1 Surenoo SOC1602B Series Character OLED Module
- **2 FUNCTIONS & FEATURES**
- **3 MECHANICAL SPECIFICATIONS**
- **4 PIN DESCRIPTION**
- **5 ELECTRICAL CHARACTERISTICS**
- **6 INSTRUCTION DESCRIPTIONS**
- 7 MPU INTERFACE
- **8 HOW TO USE CGRAM**
- 9 Documents / Resources
 - 9.1 References
- **10 Related Posts**



Surenoo SOC1602B Series Character OLED Module




FUNCTIONS & FEATURES

- 2 lines x 16 characters
- Built-in LCD comparable controller
- Parallel or serial MPU interface (Default 6800 MPU parallel)
- +3.0V or +5.0V Power Supply
- · RoHS compliant

MECHANICAL SPECIFICATIONS

Item	Dimension	Unit
Number of Characters	16 characters x 2 Lines	
Module dimension	122.0 x 44.0 x 10.0(MAX)	mm
View area	99.00×24.00	mm
Active area	91.14×18.98	mm
Dot size	0.90×1.06	mm
Dot pitch	0.96×1.12	mm
Character size	4.74×8.90	mm
Character pitch	5.76×10.08	mm
Panel type	OLED , White / Blue / Yellow / Yellow / Green / Red	
Duty	1/16	

EXTERNAL DIMENSIONS



Notes:

1. Driver: 1/16 Duty

2. Emitng Color: White / Yellow / Green / Blue / Red

3. Optmal View: Full View

4. Operatng Voltage: 3.3-5.0V

5. Operatng / Storage Temp: -40°C -80°C

PIN DESCRIPTION

Parallel Interface (default):

Pin No	Symbol	External Connection	Function Description
1	VSS	Power Supply	Ground
2	VDD	Power Supply	Supply Voltage for OLED and logic
3	NC	_	No Connect
4	RS	MPU	Register select signal. RS=0: Command, RS=1: Data
5	R/W	MPU	Read/Write select signal, R/W=1: Read R/W: =0: Write
6	E	MPU	Operation enable signal. Falling edge triggered.
7-10	DB0 – DB3	MPU	Four low order bi-directional three-state data bus lines. These four are not used during 4-bit operation.
11-14	DB4 – DB7	MPU	Four high order bi-directional three-state data bus lines.
15	NC	_	No Connect
16	NC	_	No Connect


Serial Interface:


Pin No	Symbol	External Connection	Function Description
1	VSS	Power Supply	Ground
2	VDD	Power Supply	Supply Voltage for OLED and logic
3-11	NC	_	No Connect
12	SCL	MPU	Serial Clock signal
13	SDO	MPU	Serial Data output signal
14	SDI	MPU	Serial Data input signal
15	NC	_	No Connect
16	/CS	MPU	Active LOW Chip Select signal


Jumper Selection

MPU Interface	L_PS_H	J80_J68	L_CS_H	JCS	L_SHL_H
6800-MPU Parallel (default)	Н	J68	L	Х	Н
8080-MPU Parallel	Н	J80	L	Х	Н
Serial MPU	L	Х	Open	Short	Н

BLOCK DIAGRAM







ELECTRICAL CHARACTERISTICS

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating Temperature Range	TOP	Absolute Max	-40	_	+80	°C
Storage Temperature Range	TST	Absolute Max	-40	_	+80	۰C
Supply Voltage	VDD	_	3.0	5.0	5.3	V
Supply Current	IDD	T _{OP} = 25°C, V _{DD} =5.	24	31	40	mA
"H" Level input	VIH	_	0.8 * V _D	_	VDD	V
"L" Level input	VIL	_	VSS	_	0.2*V _{DD}	V
"H" Level output	VOH	-	0.8 * V _D	_	VDD	V
"L" Level output	VOL	_	VSS	_	0.2 * V _{DD}	V

OPTICAL CHARACTERIES

Item			Sym bol	Condition	Min.	Тур.	Max.	Unit
	Тор		фҮ+		80	_	_	0
Optimal Viewing	Bottom	фҮ-		80	_	-	0	
Angles	Left		θХ-		80	_	_	0
	Right		θХ+		80	_	_	0
Contrast	Ratio		CR	_	2000: 1	_	_	_
Respons	o Timo	Rise	T _R	_	_	10	_	μs
riespons	e illie	Fall	T _F	_	_	10	_	μs
Brightnes	es		_	50% checkerb oard	100	120	_	cd/m 2
Lifetime			_	T _{OP} =25°C 50% checkerb oard	100,0 00	_	-	Hrs.

Note: Lifetime at typical temperature is based on accelerated high-temperature operation. Lifetime is tested at average 50% pixels on and is rated as Hours until Half-Brightness. The Display OFF command can be used to extend the lifetime of the display. Luminance of active pixels will degrade faster than inactive pixels. Residual (burn-in) images may occur. To avoid this, every pixel should be illuminated uniformly.

COMMAND TABLE

	Cod	de										Max Exe cution
Instructio n	R S	R/ W	DB 7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	Time
Clear Displ ay	0	0	0	0	0	0	0	0	0	1	Clears entire d isplay. Does not change DDRAM address.	2ms
Return Ho me	0	0	0	0	0	0	0	0	1	0	Sets DDRAM Address to 0x00. Returns shifted display to original position.	600us

Entry Mod e Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor to auto Increment or D ecrement, and sets display sh ift.	600us
Display O N/OFF control	0	0	0	0	0	0	1	D	С	В	Sets Display (D) ON/OFF. Sets Cursor (C) ON/OFF. Sets Blinking (B) of cursor ON/OFF.	600us
Cursor/Dis pl ay Shift	0	0	0	0	0	1	S/C	R/L	0	0	Moves cursor & shifts display without changi ng DDRAM conte nts.	600us
Function S et	0	0	0	0	1	DL	1	0	FT1	FT0	Set interface d ata length. Select Font Ta ble.	600us
Set CGRA M address	0	0	0	1	ACG 5	ACG 4	ACG 3	ACG 2	ACG 1	ACG0	Move to CGR AM address.	600us
Set DDRA M address	0	0	1	ADD 6	ADD 5	ADD 4	ADD 3	ADD 2	ADD 1	ADD0	Move to DDRAM addre ss.	600us
Read Busy Flag & Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Read Busy Fla g (BF) and Ad dress Counter.	600us
Write data to CGRAM or DDRAM 1 0 Write Data								Write data to C GRAM or DDRAM	600us			

Read data from CGR AM or DDRAM	1	1	Read Data	Read data fro m CGRAM or DDRAM	600us	
---	---	---	-----------	--------------------------------------	-------	--

INSTRUCTION DESCRIPTIONS

When an instruction is being executed, only the Busy Flag read instruction can be performed. During execution of an instruction, the Busy Flag = "1". When BF = "0" instructions can be sent to the controller.

Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

This instruction is used to clear the display by writing 0x20 in all DDRAM addresses. This instruction does not change the DDRAM Address.

Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	0

This instruction is used to set the DDRAM Address to 0x00 and shifts the display back to the original state. The cursor (if on) will be at the first line's left-most character. The DDRAM contents on the display do not change.

Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

I/D = Increment/Decrement

When I/D = "1", the DDRAM or CGRAM Address with automatically increment when a character code is written into or read from the DDRAM or CGRAM. The auto-increment will move the cursor one character space to the right. When I/D = "0", the DDRAM or CGRAM Address with automatically decrement when a character code is written into or read from the DDRAM or CGRAM. The auto-decrement will move the cursor one character space to the left.

S = Shift Entire Display

When S = "1", the entire display is shifted to the right (when I/D = "0") or left (when I/D = "1").

I/D=1, S=1

		1	2	3	4	_	Initial displa y
	1	2	3	4	Α	_	Input new character "A"
1	2	3	4	Α	В	_	Input new character "B"
2	3	4	Α	В	С	_	Input new character "C"
3	4	Α	В	С	D		Input new character "D"

I/D=0, S=1

Initial display			_	4	3	2	1
Input new character "A"		Α	4	3	2	1	
Input new character "B"	Α	В	<u>3</u>	2	1		
Input new character "C"	В	С	2	1			
Input new character "D"	С	D	1				

Display ON/OFF

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

D = Display ON/OFF

When D = "1", the display is turned ON. When D = "0", the display is turned OFF. Contents in DDRAM are not changed.

C = Cursor ON/OFF

When C = "1", the cursor is displayed. The cursor is displayed as 5 dots on the 8th line of a character. When C = "0", the cursor is OFF.

B = Blinking Cursor

When B = "1", the entire character specified by the cursor blinks at a speed of 409.6ms intervals. When B = "0", the character does not blink, the cursor remains on.

Cursor/Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	0	0

S/C	R/L	Shift Function
0	0	Shifts the cursor position to the left (AC is decremented by 1).
0	1	Shifts the cursor position to the right (AC is incremented by 1).
1	0	Shifts the entire display to the left. The cursor follows the display shift.
1	1	Shifts the entire display to the right. The cursor follows the display shift.

When the display is shifted repeatedly, each line moves only horizontally. The second line display does not shift into the first line. The Address Counter does not change during a Display Shift.

Function Set

F	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
C)	0	0	0	1	DL	1	0	FT1	FT0

DL = Interface Data Length

When DL = "1", the data is sent or received in 8-bit length via DB7...DB0.

When DL = "0", the data is sent or received in 4-bit length via DB7...DB4. When the 4-bit data length is used, the data must be sent or received in two consecutive writes/reads to combine the data into full 8-bits.

FT1, FT0 = Font Table Selection

FT1	FT0	Font Table
0	0	English / Japanese
0	1	Western European #1
1	0	English / Russian
1	1	Western European #2

Note: Changing the font table during operation will immediately change any data currently on the display to the corresponding character on the newly selected font table.

Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	ACG5	ACG4	ACG3	ACG2	ACG1	ACG0

This instruction is used to set the CGRAM address into the Address Counter. Data can then be written to or read from the CGRAM locations. See section: "How to use CGRAM". ACG5...ACG0 is the binary CGRAM address.

Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0

This instruction is used to set the DDRAM address into the Address Counter. Data can then be written to or read from the DDRAM locations.

ADD6...ADD0 is the binary DDRAM address.

Line 1 = Address 0x00 through 0x0F

Line 2 = Address 0x40 through 0x4F

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

Read Busy Flag and Address Counter

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction is used to read the Busy Flag (BF) to indicate if the display controller is performing an internal operation. The Address Counter is read simultaneously with checking the Busy Flag.

When BF = "1", the controller is busy and the next instruction will be ignored.

When BF = "0", the controller is not busy and is ready to accept instructions.

AC6...AC0 is the binary location of either the CGRAM or DDRAM current address.

Write Data to CGRAM or DDRAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	Write Data	L						

This instruction is used to write 8-bits of data to the CGRAM or DDRAM at the current address counter. After the write is complete, the address is automatically incremented or decremented by 1 according to the Entry Mode.

Read Data from CGRAM or DDRAM


RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	Read Data	ı						

This instruction is used to read 8-bits of data to the CGRAM or DDRAM at the current address counter. After the read is complete, the address is automatically incremented or decremented by 1 according to the Entry Mode. The Set CGRAM Address or Set DDRAM Address Instruction must be executed before this instruction can be performed, otherwise the first Read Data will not be valid.

MPU INTERFACE


When DL is set for 8-bit mode, the display interfaces with the MPU with DB7...DB0 (DB7 is the MSB). When DL is set for 4-bit mode, the display interfaces with the MPU with only DB7...DB4 (DB7 is the MSB). Each instruction must be sent in two operations, the 4 high-order bits first, followed by the 4 low-order bits. The Busy Flag must be checked after completion of the entire 8-bit instruction.

6800-MPU Parallel Interface (default)



Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Note
Address setup time	RS	tAS68	20	_	_	ns	
Address hold time	RS	tAH68	0	_	_	ns	
System cycle time		tCY68	500	_	_	ns	
Pulse width (write)	Е	tPW68(W)	250	_	_	ns	
Pulse width (read)	Е	tPW68(R)	250	_	_	ns	
Data setup time	DB7DB0	tDS68	40	_	_	ns	
Data hold time	DB7DB0	tDH68	20	_	_	ns	
Read access time	DB7DB0	tACC68	_	_	180	ns	CL=100pF
Output disable time	DB7DB0	tOD68	10	_	_	ns	

8080-MPU Parallel Interface




Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Note
Address setup time	RS	tAS80	20	_	_	ns	
Address hold time	RS	tAH80	0	_	_	ns	
System cycle time		tCY80	500	_	_	ns	
Pulse width (write)	/WR	tPW80(W)	250	_	_	ns	
Pulse width (read)	/RD	tPW80(R)	250	_	_	ns	
Data setup time	DB7DB0	tDS80	40	_	_	ns	
Data hold time	DB7DB0	tDH80	20	_	_	ns	
Read access time	DB7DB0	tACC80	_	_	180	ns	CL=100pF
Output disable time	DB7DB0	tOD80	10	_	_	ns	

SERIAL INTERFACE


In serial interface mode, instructions and data are both sent on the SDI line and clocked in with the SCL line. /CS must go LOW before transmission, and must go HIGH when switching between writing instructions and writing data. The data on SDI is clocked into the LCD controller on the rising edge of SCL in the following format:

Instruction transmission:




Note: RS and RW should be used between each instruction.

Data transmission:



Note: RS and RW only need to be set at the start of continuous data transmission.



Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Note
Serial clock cycle	DB5 (SCL)	tCYS	300	_	_	ns	
SCL high pulse width	DB5 (SCL)	tWHS	100	_	_	ns	
SCL low pulse width	DB5 (SCL)	tWLS	100	_	_	ns	
CSB setup time	CSB	tCSS	150	_	_	ns	
CSB hold time	CSB	tCHS	150	_	_	ns	
Data setup time	DB7 (SDI)	tDSS	100	_	_	ns	
Data hold time	DB7 (SDI)	tDHS	100	_	_	ns	
Read access time	DB6 (SDO)	tACCS	_	_	80	ns	

BUILT IN FONT TABLES

English/Japanese (FT[1:0] = 00, default)

Upper 4bit Lower 4bit	ш	LLLM	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нння
ıııı	CC RAM (1)	×			8	I			3				43		*	P
LLLH	CG MAN (2)			1	Ħ		=	=		*		F	Ħ	4		9
LLHL	CC RAM (3)	A	•	2	B	R	b	m	.	H	I	4	",!	×	Ħ	
LLHH	CG RAM (4)		Ħ	×					*1			•	Ŧ	Ħ		***
LHLL	CG RAM (3)		#	4	D	T	d	t.	×	23		I	ŀ	Ħ	H	92
LHLH	CG RAM (G)		×		E	Ш		u	×			7	*		œ	ü
LHHL	CG RAM (?)	×	8.	6	F	W	f	w	×	*1		IJ			ρ	×
LHHH	CG RAM (8)	П	7	r	B	W	9	11	P		7	Ŧ	×		9	M
HLLL	CG RAM (9)	Ш	ĸ.	8	H	×	H	×		e -	ď	7	*	u		×
нин	CG RAM (10)		×	8	I	¥	1	ш	Ш	ě.	-	7	J	II.	-1	Ш
HLHL	CG RAM (11)		#		J	Ø	J	×	П				ľ	W	j	Ŧ
ненн	CG RAM (12)		+	3	K	I	k	*	2	8	#	Ţ.			×	#1
HHLL	C0 RAM (15)		•	×		¥	1	ı	*		**	3	Į	9	4	m
ниги	C0 RAM (14)				M	1	m	*	*			æ	٠,	¥	ŧ	÷
HHHL	C0 RAM (15)	m	•	×	H	**	m	*	*			Ľ	Ħ.		M	
нини	C0 RAM (16)	1	×	7			O	÷	ä		•••	IJ	w		Ö	

Western European table 1 (FT[1:0] = 01)

Upper Abit	ш	LLLH	LLHL	LLHH	THIL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нннн
ш	CS RAU (1)			Ø	9	P	•	Ħ	Ø	Ħ					×	P
ши	CG MAU (2)			1	A	Ø	=	-	Ü		1					
LLHL	CG RAU (7)		••	2	B	R	b	m	Ű		1	Ü	Ð			
LLHH	CG RAM (4)		Ħ	B		\$	6					T				*
LHLL	CC RAU (1)		#	4	D	T		ŧ.	ü			I.				
LHLH	CO RAU (4)		*			U	Ð	3				H				
LHHL	CG RAM (7)		8	6	F	W	f	w	ü		m				P	
LHHH	CC RAU (1)			r	8	W	9	w			×	E				
HLLL	CG RAU (3)		4	8	H	×	h	×		H	H			*	##	Φ
HLLH	CS RAU (10)		Þ	9	I	٧	i	•	Ď	H		#		ŀ		
HLHL	CC RAU (11)		*		J	×	ü	×				#				B
HLHH	CS RAU (12)				×	ш	k	*	80							Ш
HHLL	(18)					#	l		II							
HHLH	CC RAU (14)				ľ	1	8	×	ä			×				Ш
HHHL	CO RAU (15)				H		n	*								1
нинн	CG PAU (%)		*	P			O		Ø.			×	×			

English/Russian (FT[1:0] = 10)

Obbea	ш	TILL	LLHL	LUHH	FREE	LHEN	THEF	EHAR	HLLL	HLLH	HLHL	HLBH	HHLL	HHEH	HHAL	нин
ш	CO RAM (1)	ä		Ø	Ð	P		F	Đ	ä	B	H)	ч		4	W
uur	CG RAM (2)	A	I	1	A							R	Ш	•		5
ELHE	NAM (2)	Ä	**	2	E	R	H		à		Ш	B	1	**	Ш	
LLAN	CG RAM (4)	Ħ	#			#			Ď		H	8	E.I		A	1
UNIL	CO FAIR (2)	Ä	#	#			d	ŧ.	Ö				Ь	*	*	H
LHER	CG RAM (6)	Ä	M						8	ä		2		×	Ш	
LWRL	CG RAM 1/4	Æ	8	6		W		w	Ö	*	Ø	*	ю	3	Ш	Ą
LENN	CG FAIR (\$)					W	3	W	*				77	I		I
MELL	CG FLAIX (2)		Ć	8		×	h	**	*			H	*	П		
MITH	FAM (W)				I	¥	i				W	Č		*		
RERE	CG RAM (31)		*		J	×	ü		Ü	*	Φ	Æ		4	100	
HLHH	CG MAIN (12)		#		K	I	k				H	m		H	•	1
MHLL	CG RAM (12)	ì				4.	1			ì	Ш	H	14	*1		
ници	RAM (14)	Í							Ŷ	Ĭ	Ь	H				
HHHL	CG RAIX (15)	Ĩ		P	H		m	*	þ	ä	Ы	m	f	M		4
нини	CG RAM (16)	Ĭ		*					8	ï		T	£		Ð	

Western European table 2 (FT[1:0] = 11)

Upper-4bit wer-4bit	ш	LLLH	LLHL	LLHH	LHLL	THTH	LHHL	LHHH	HLLL	HLLH	HLHL	HLWH	HHLL	HHLH	HHHL	нин
ш	CG RAM (1)	#		Ø		F	•	=	5	É	100		ľ	Æ	ß	7
LLLH	CC RAU (2)			1	Ä	Ø		-	ü	*	*		J	t	¥	u
LLHL	CG RAU (3)	T		2	B	R	b	r	#	Æ	10	**	**		8	
LLHH	CC RAM (4)	L	#	B							ű		R	T		4
LHLL	CC RAU (5)	ľ	#	4	D	I	d		ä	×	#		H		Ø	ø
LHLH	CG RAM (4)	I.	×	5	E	Ш	e	u	ä	å		12	1	ď	η	
FMHT	CC RAM (7)	1	8.	6	F	W	Ť	w	å	ü	*	44	4	Θ	Θ	
LHHH	CC RAW (2)	Į	7	7	B	W	9	w		ù	R	×	Ħ	M	L	
HLLL	CC RAU (3)	ľ	ĸ	8	H	×	h	×	٠	•	*	H	*	E	ĸ	F
HLLH	CG RAVI (10)	1	¥	9	I	Y	i	9		ø		×		I	J.	H
HLHL	CC RAM (11)	*	*		J	X	J	×	4	Ü	ä	2		Œ	μ.	F
нин	CG RAM (12)	ľ	+		×	I	k	¥.	i	Pi	38	**	L	T	Į,	
MHLL	CC HAU (15)		*	×			1		**	2	80	*		4	BJ.	
HHLH	CG RAU (14)	•			M		m	3	ì		*	7	•	¥	M	
HHHL	CC MAU (15)	2					m	**	ä		8	Ŧ	3	Ω	P	E
нинн	CC RAU (%)	3	×	Ŧ	D		ø	4	Å	ď.	*		(8	Œ	σ	E

HOW TO USE CGRAM

The Character Generator RAM (CGRAM) is used to generate custom 5×8 character patterns. There are 8 available addresses: CGRAM Address 0×00 through 0×08 .

Character Code																
DDRAM address on Font Table used to write C GRAM character to	CC	GRA	MΑ	ddre	ess			<u>Ch</u>		eter	Patt	erns	<u>(C(</u>	GRA	<u>M</u>	Character Pattern s (CGRAM data)
display																
	5	4	3	2	1	0		7	6	5	4	3	2	1	0	
							_									

	0	0	0	0	0	0		_	_	_	1	1	1	1	0	Character pattern #
				0	0	1		_	_	_	1	0	0	0	1	
				0	1	0		_	_	_	1	0	0	0	1	
0x00				0	1	1		_	_	_	1	1	1	1	0	
0.000				1	0	0		_	_	_	1	0	1	0	0	
				1	0	1		_	_	_	1	0	0	1	0	
				1	1	0		_	_	_	1	0	0	0	1	
				1	1	1		_	_	_	0	0	0	0	0	Cursor position
	0	0	1	0	0	0		_	_	_	1	0	0	0	1	Character pattern #
				0	0	1		_	_	_	0	1	0	1	0	
				0	1	0		_	_	_	1	1	1	1	1	
0x01				0	1	1		_	_	_	0	0	1	0	0	
OAU I				1	0	0		_	_	_	1	1	1	1	1	
				1	0	1		_	_	_	0	0	1	0	0	
				1	1	0		_	_	_	0	0	1	0	0	
				1	1	1		_	_	_	0	0	0	0	0	Cursor position
								_	_	_						
000 000	-							_	_	_						
0x020x06	-							_	_	_						
								_	_	_						
	1	1	1	0	0	0		_	_	_	0	0	0	0	0	Character pattern #
				0	0	1		_	_	_	0	1	0	1	0	
				0	1	0		_	_	_	0	0	0	0	0	
		1	1		<u> </u>	<u> </u>	-		<u> </u>	I						

0x07		0	1	1	_	_	_	0	0	0	0	0	
0.07		1	0	0	_	_	_	1	0	0	0	1	
		1	0	1	_	_	_	0	1	1	1	0	
		1	1	0	_	_	_	0	0	1	0	0	
		1	1	1	_	_	_	0	0	0	0	0	Cursor position

Notes:

"-" = Not used

The cursor line position can be used, it will be displayed as a logic-OR if the cursor is turned ON. CGRAM is stored in positions 0x00 through 0x07 of the font table. Therefore, to write the first CGRAM character to the display, you would move the cursor to the desired DDRAM location on the display and write character data 0x00.

LNITIALIATION SEQUENCE

8-bit mode:

- Power ON
- Wait for power stabilization: ≥ 1ms

Function Set:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	1	1	0	X	X

Check BUSY flag

Display OFF:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	0	X	Х

Display Clear:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Entry Mode Set:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	1	0

Home Command:

RS	3	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0		0	0	0	0	0	0	0	1	0

Display ON:

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	1	Х	Х

QUALITY INFORMATION

Test Item	Content of Test	Test Condition	Note
High Temperature storage	Test the endurance of the display at high storage temperature.	+80°C , 240hrs	2
Low Temperature storage	Test the endurance of the display at low storage temperature.	-40°C , 240hrs	1,2
High Temperature Operation	Test the endurance of the display by apply ing electric stress (voltage & current) at high temperature.	+80°C 240hrs	2
Low Temperature Operation	Test the endurance of the display by apply ing electric stress (voltage & current) at low temperature.	-40°C , 240hrs	1,2
High Temperature / Humi dity Operation	Test the endurance of the display by apply ing electric stress (voltage & current) at high temperature with high humidity.	+60°C , 90% RH , 240hrs	1,2
Thermal Shock resistance	Test the endurance of the display by apply ing electric stress (voltage & current) durin g a cycle of low and high temperatures.	-40°C,30min -> 25°C,5min -> 8 0°C,30min = 1 cycle 100 cycles	
Vibration test	Test the endurance of the display by apply ing vibration to simulate transportation and use.	10-22Hz , 15mm amplitude. 2 2-500Hz, 1.5G 30min in each of 3 directions X,Y,Z	3
Atmospheric Pressure tes	Test the endurance of the display by apply ing atmospheric pressure to simulate transportation by air.	115mbar, 40hrs	3
Static electricity test	Test the endurance of the display by applying electric static discharge.	VS=800V, RS=1.5k Ω , CS=100 pF One time	

Note 1: No condensation to be observed.

Note 2: Conducted after 2 hours of storage at 25°C, 0%RH.

Note 3: Test performed on product itself, not inside a container.

Evaluation Criteria:

- 1. Display is fully functional during operational tests and after all tests, at room temperature.
- 2. No observable defects.
- 3. Luminance >50% of initial value.
- 4. Current consumption within 50% of initial value

www.surenoo.com

Documents / Resources



<u>Surenoo SOC1602B Series Character OLED Module</u> [pdf] User Manual SOC1602B Series, SOC1602B Series Character OLED Module, Character OLED Module, OLE D Module, Module

References

- Surenoo Display
- User Manual

Manuals+, Privacy Policy

This website is an independent publication and is neither affiliated with nor endorsed by any of the trademark owners. The "Bluetooth®" word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. The "Wi-Fi®" word mark and logos are registered trademarks owned by the Wi-Fi Alliance. Any use of these marks on this website does not imply any affiliation with or endorsement.