




**FS23 Fail
Safe
System
Basis Chips**



NXP FS23 Fail Safe System Basis Chips User Guide


[Home](#) » [NXP](#) » NXP FS23 Fail Safe System Basis Chips User Guide 

Contents

- [1 NXP FS23 Fail Safe System Basis Chips](#)
- [2 Specifications](#)
- [3 FAQs](#)
- [4 Introduction](#)
- [5 FS23 initialization flow chart example](#)
- [6 Register mapping of fail-safe logic](#)
- [7 Readable registers](#)
- [8 Writable registers](#)
- [9 FS0B and or LIMP0 release calculation procedure](#)
- [10 Watchdog answer procedure](#)
- [11 INIT CRC calculation procedure](#)
- [12 Legal information](#)
- [13 CONTACT INFORMATION](#)
- [14 Documents / Resources](#)
 - [14.1 References](#)



NXP FS23 Fail Safe System Basis Chips



Specifications

- **Product Name:** FS23 Fail-Safe System Basis Chip (SBC)
- **Manufacturer:** NXP Semiconductors
- **Compatibility:** Suitable for S32K processor-based applications and multivendor processors
- **Features:** CAN and LIN transceivers, system and safety features, pin-to-pin and software compatibility
- **Variants:** LDO version to DC-DC version, QM to ASIL B
- **Output Voltage Settings:** Multiple options are available
- **Operating Frequency:** Configurable
- **Powerup Sequencing:** Customizable

FAQs

- **Q: What are the key features of the FS23 SBC?**
 - **A:** The FS23 SBC features CAN and LIN transceivers, scalability options, system and safety features, and compatibility with various processors.
- **Q: Where can I find more detailed information about the FS23 device?**
 - **A:** Detailed information, including the datasheet, design guidelines, and software drivers, is available on the FS23 device webpage.

Introduction

- This application note is meant to be used as a launching point for software engineers, as a complement, or as a substitute for NXP's software drivers.
- This document gives guidance on the implementation of SPI or I²C communication protocol between the MCU and the FS23.
- This document explains the initialization procedure of the FS23 device and provides an example of a start-up sequence.

General description

- The FS23 SBC offers an expandable family of devices that is pin-to-pin and software-compatible. The devices are scalable from the LDO version to the DC-DC version, as well as from QM to ASIL B. The FS23 SBC includes CAN and LIN transceivers, along with several system and safety features for the latest generation of automotive electronic control units (ECUs).
- The flexibility of the FS23 SBC makes it suitable for S32K processor-based applications, as well as multivendor processors.
- Several device versions are available, offering a choice of output voltage settings, operating frequency, powerup sequencing, and input/output configuration to address multiple applications.

Reference documents

- Reference documents and various materials are available on the [FS23 device webpage](#). The webpage provides more detailed information about specific topics:
- [FS23 data sheet](#): Information, such as features, functional description, parametric description, register mapping.

- FS23 Design Guidelines application note: Information such as application schematics, bill of materials, placement and layout guidelines, application validation data including ISO/non-ISO pulses, and Electromagnetic Compatibility (EMC).
- The low-level software driver components are provided as part of the basic enablement for the device, and do not incur an additional charge:

FS23 AUTOSAR software drivers: AUTOSAR and ISO 26262-compliant basic start-up drivers for low-level interfaces. Technical documentation is available as part of the software driver package, detailing supported features such as:

- SPI access register function and events handling (SBC_FS23)
- CAN/LIN function (CANTRCV_FS23 and LINTRCV_FS23)
- Watchdog function (WDG_FS23)

FS23 initialization flow chart example

- Figure 1 gives an example of FS23 software initialization. After MCU reset is released (RSTB state is high), the MCU can start FS23 initialization. The initialization must be done within the dedicated 256 ms INIT window.
- Running the ABIST is optional, though it is recommended for ASIL B applications. ABIST can be run multiple times in a row. In this example, the MCU checks the cause of the MCU reset (POR, LPOFF, fail-safe) and takes action accordingly. Then the MCU writes INIT safety registers, ending with INIT cyclic redundancy check (CRC).
- The next step is watchdog configuration, and unlocking the INIT CRC cyclic check, followed by watchdog refreshes to clear the fault error counter. The first watchdog refresh closes the INIT phase.
- Therefore, the subsequent watchdog refreshes must be sent according to watchdog timing configuration. Once the fault error counter is cleared, safety pins FS0B and LIMP0 can be released.




Figure 1. FS23 initialization flow chart example

Start-up I²C/SPI sequence example (based on flow chart)

Table 1. Start-up I²C/SPI sequence example

		Register	Read	Write	Comment
1	Launch ABIST	FS_ABIST (0x3D)		0x4000	Optional: recommended for ASIL B applications. Full ABIST launch by writing LAUNCH_ABIST bit. Specific ABIST can be launched using appropriate bits.
2	Check ABIST	FS_ABIST (0x3D)	0x07C0		Optional: recommended for ASIL B applications. Check ABIST diagnostic bits.
3	Launch ABIST	FS_ABIST (0x3D)		0x4000	Optional: recommended for ASIL B applications. Full ABIST launch by writing LAUNCH_ABIST bit. Specific ABIST can be launched using appropriate bits.
4	Check ABIST	FS_ABIST (0x3D)	0x07C0		Optional: recommended for ASIL B applications. Check ABIST diagnostic bits.
5	MCU reset from FS?	M_WU1_FLG (0x17)	0x0200		Check FS_EVT bit: 0x0200 if wake-up from fail-safe.
6	Read diagnostic registers and clear all bits	FS_SAFETY_OUTPUTS (0x3F)	0x3804		Default value: RSTB released, FS0B asserted, LIMP0 released
		FS_SAFETY_FLG (0x40)	0x0002		Default value: FCCU1 sensed high
		M_REG_FLG (0x0A)	0x0000		Default value
7	MCU reset from POR/LPOFF?	M_SYS_CONFIG (0x05)	0x5000		Check BAT_FAIL and POR bits: 0x5000 if wake-up from POR
8	Check WU source	M_WU1_FLG (0x17)	0x0000		Check wake-up sources if wake-up from LPOFF: 0x0000 if wake-up from POR
		M_IOWU_FLG (0x15)	0x0000		
10	INIT	FS_I_OVUV_CFG1 (0x32)		0x1F98	Default value
		FS_I_OVUV_CFG2 (0x33)		0x0C18	Default value
		FS_I_FCCU_CFG (0x34)		0x103F	Default value
		FS_I_FSSM_CFG (0x36)		0x0AF1	Default value, FLT_ERR_CNT = 1 and FLT_ERR_LIMIT = 6
		FS_I_WD_CFG (0x37)		0x7080	Default value
11	Send INIT CRC	FS_CRC (0x41)		0x06B4	INIT CRC to be computed to match INIT registers content
12	Configure Watchdog	FS_WDW_CFG (0x38)		0x01AB	Default value
13	Request INIT CRC verification	FS_CRC (0x41)		0x46B4	Optional: INIT CRC to be computed to match INIT registers content
14	Unlock INIT CRC cyclic check	M_SYS_CONFIG (0x05)		0x0400	Clearing LOCK_INIT bit unlocks INIT CRC cyclic check
15	Read watchdog current counter value	FS_I_WD_CFG (0x37)	0x7080		Default value, with watchdog error limit = 6
		FS_I_FSSM_CFG (0x36)	0x0AF1		Default value, with fault error counter = 1
16	Send 7x good WD refresh (if WD_ERR_LIMIT = 6 and FLT_ERR_CNT = 1)	FS_WD_TOKEN (0x39)	0x5AB2		Read watchdog token
		FS_WD_ANSWER (0x3A)		0x5AB2	Watchdog answer is 0x5A2B (default value)
		FS_WD_TOKEN (0x39)	0xD564		Read watchdog token
		FS_WD_ANSWER (0x3A)		0xD564	Watchdog answer is 0xD564
		FS_WD_TOKEN (0x39)	0x5AB2		Read watchdog token
		FS_WD_ANSWER (0x3A)		0x5AB2	Watchdog answer is 0x5A2B
		FS_WD_TOKEN (0x39)	0xD564		Read watchdog token
		FS_WD_ANSWER (0x3A)		0xD564	Watchdog answer is 0xD564
		FS_WD_TOKEN (0x39)	0x5AB2		Read watchdog token
		FS_WD_ANSWER (0x3A)		0x5AB2	Watchdog answer is 0x5A2B
		FS_WD_TOKEN (0x39)	0xD564		Read watchdog token
		FS_WD_ANSWER (0x3A)		0xD564	Watchdog answer is 0xD564
		FS_WD_TOKEN (0x39)	0x5AB2		Read watchdog token
		FS_WD_ANSWER (0x3A)		0x5AB2	Watchdog answer is 0x5A2B
17	Release FS0B	FS_WD_TOKEN (0x39)	0xD564		Read watchdog token
		FS_FS0B_LIMP0_REL		0x7B2A	Compute FS0B and LIMP0 release register value
18	Configure CAN, LIN, LDT, I/Os...	M_CAN (0x2A)		0x02A0	CAN in Normal operation mode
		M_LIN (0x2B)		0x4400	LIN in Normal operation mode

I²C/SPI register mapping of main logic

Table 2. Main register mapping

Refer to Table 70 from the [FS23 data sheet](#).

Register	#	Address							R/W SPI	R/W I ² C	Read/Write
		Adr_6	Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0			
M_DEV_CFG	0	0	0	0	0	0	0	0	0/1	1/0	Read only

M_DEV_PROG_ID	1	0	0	0	0	0	0	1	0/1	1/0	Read only
M_GEN_FLAG	2	0	0	0	0	0	1	0	0/1	1/0	Read only
M_STATUS	3	0	0	0	0	0	1	1	0/1	1/0	Read only
Reserved	4	0	0	0	0	1	0	0	0/1	1/0	Reserved
M_SYS_CFG	5	0	0	0	0	1	0	1	0/1	1/0	Read/Write
M_SYS1_CFG	6	0	0	0	0	1	1	0	0/1	1/0	Read/Write
M_REG_CTRL	7	0	0	0	0	1	1	1	0/1	1/0	Read/Write
Reserved	8	0	0	0	1	0	0	0	0/1	1/0	Reserved
Reserved	9	0	0	0	1	0	0	1	0/1	1/0	Reserved
M_REG_FLG	10	0	0	0	1	0	1	0	0/1	1/0	Read/Write
M_REG_MSK	11	0	0	0	1	0	1	1	0/1	1/0	Read/Write
M_REG1_FLG	12	0	0	0	1	1	0	0	0/1	1/0	Read/Write
M_REG1_MSK	13	0	0	0	1	1	0	1	0/1	1/0	Read/Write
M_IO_CTRL	14	0	0	0	1	1	1	0	0/1	1/0	Write
M_IO_TIMER_FLG	15	0	0	0	1	1	1	1	0/1	1/0	Read/Write
M_IO_TIMER_MSK	16	0	0	1	0	0	0	0	0/1	1/0	Read/Write
M_VSUP_COM_FLG	17	0	0	1	0	0	0	1	0/1	1/0	Read/Write
M_VSUP_COM_MSK	18	0	0	1	0	0	1	0	0/1	1/0	Read/Write
M_IOWU_CFG	19	0	0	1	0	0	1	1	0/1	1/0	Read/Write
M_IOWU_EN	20	0	0	1	0	1	0	0	0/1	1/0	Read/Write
M_IOWU_FLG	21	0	0	1	0	1	0	1	0/1	1/0	Read/Write
M_WU1_EN	22	0	0	1	0	1	1	0	0/1	1/0	Read/Write
M_WU1_FLG	23	0	0	1	0	1	1	1	0/1	1/0	Read/Write
M_TIMER1_CFG	24	0	0	1	1	0	0	0	0/1	1/0	Read/Write

M_TIMER2_CFG	2 5	0	0	1	1	0	0	1	0/1	1/0	Read/Write
M_TIMER3_CFG	2 6	0	0	1	1	0	1	0	0/1	1/0	Read/Write
M_PWM1_CFG	2 7	0	0	1	1	0	1	1	0/1	1/0	Read/Write
M_PWM2_CFG	2 8	0	0	1	1	1	0	0	0/1	1/0	Read/Write
M_PWM3_CFG	2 9	0	0	1	1	1	0	1	0/1	1/0	Read/Write
M_TIMER_PWM_CTRL	3 0	0	0	1	1	1	1	0	0/1	1/0	Read/Write
M_CS_CFG	3 1	0	0	1	1	1	1	1	0/1	1/0	Read/Write
M_CS_FLG_MSK	3 2	0	1	0	0	0	0	0	0/1	1/0	Read/Write
M_HSx_SRC_CFG	3 3	0	1	0	0	0	0	1	0/1	1/0	Read/Write
M_HSx_CTRL	3 4	0	1	0	0	0	1	0	0/1	1/0	Read/Write
M_HSx_FLG	3 5	0	1	0	0	0	1	1	0/1	1/0	Read/Write
M_HSx_MSK	3 6	0	1	0	0	1	0	0	0/1	1/0	Read/Write
M_AMUX_CTRL	3 7	0	1	0	0	1	0	1	0/1	1/0	Read/Write
M_LDT_CFG1	3 8	0	1	0	0	1	1	0	0/1	1/0	Read/Write
M_LDT_CFG2	3 9	0	1	0	0	1	1	1	0/1	1/0	Read/Write
M_LDT_CFG3	4 0	0	1	0	1	0	0	0	0/1	1/0	Read/Write
M_LDT_CTRL	4 1	0	1	0	1	0	0	1	0/1	1/0	Read/Write
M_CAN	4 2	0	1	0	1	0	1	0	0/1	1/0	Read/Write
M_LIN	4 3	0	1	0	1	0	1	1	0/1	1/0	Read/Write
M_CAN_LIN_MSK	4 4	0	1	0	1	1	0	0	0/1	1/0	Read/Write
M_MEMORY0	4 5	0	1	0	1	1	0	1	0/1	1/0	Read/Write

M_MEMORY1	4 6	0	1	0	1	1	1	0	0/1	1/0	Read/Write
-----------	--------	---	---	---	---	---	---	---	-----	-----	------------

Register mapping of fail-safe logic

Table 3. Safety-related register mapping
Refer to Table 71 from the [FS23 data sheet](#).

Register	#	Address							R/W SPI	R/W I ² C	Read/Write
		Adr_6	Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0			
FS_I_OVUV_CFG1	50	0	1	1	0	0	1	0	0/1	1/0	Write during INIT, then read only
FS_I_OVUV_CFG2	51	0	1	1	0	0	1	1	0/1	1/0	Write during INIT, then read only
FS_I_FCCU_CFG	52	0	1	1	0	1	0	0	0/1	1/0	Write during INIT, then read only
Reserved	53	0	1	1	0	1	0	1	0/1	1/0	Reserved
FS_I_FSSM_CFG	54	0	1	1	0	1	1	0	0/1	1/0	Write during INIT, then read only
FS_I_WD_CFG	55	0	1	1	0	1	1	1	0/1	1/0	Write during INIT, then read only
FS_WDW_CFG	56	0	1	1	1	0	0	0	0/1	1/0	Read/Write
FS_WD_TOKEN	57	0	1	1	1	0	0	1	0/1	1/0	Read only
FS_WD_ANSWER	58	0	1	1	1	0	1	0	0/1	1/0	Write only
FS_LIMP12_CFG	59	0	1	1	1	0	1	1	0/1	1/0	Read/Write
FS_FS0B_LIMP0_REL	60	0	1	1	1	1	0	0	0/1	1/0	Read/Write
FS_ABIST	61	0	1	1	1	1	0	1	0/1	1/0	Read/Write
Reserved	62	0	1	1	1	1	1	0	0/1	1/0	Reserved
FS_SAFETY_OUT PUTS	63	0	1	1	1	1	1	1	0/1	1/0	Read/Write
FS_SAFETY_FLG	64	1	0	0	0	0	0	0	0/1	1/0	Read/Write
FS_CRC	65	1	0	0	0	0	0	1	0/1	1/0	Read/Write

Readable registers

Table 4. Readable registers

L o g i c	Regi ster name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 1 1 Bit 10 B it 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	M_DEV_CFG	0	0	CAN_EN	LIN_EN	LDTIM_EN HSD13_EN	HS SD24 _EN	V2_EN	V1_PNP_EN	ABIST_EN	FCCU_EN	FS0B_EN	LIMP0_EN	V0MON_EN	0	0
	M_DEV_PROG_ID	FULL_LAYER_REV				METAL_LAYER_REV				PROG_IDH		PROG_IDL				
	M_GEN_FLAG	0	0	0	0	0	0	0	HSxG	SAFETYG	PHYG	WUG	IOTIMG	CO MG	VSUPG	VxG
	M_STATUS	V1T WARN_S	LPO N_S	NO RMAL_S	INIT_S	0 WK2_S	W K1_S	HVI O2_S	HVI O1_S	LVI5_S	LVI O4_S	LVI O3_S	V1_ MODE	V1_S	V2_S	V3_S
	M_SYS_CFG	0	BAT_FAI L	0	PO R	0 L OCK _INI T	0	0	0	0	INT _TO _W UEN	0	INT B_D UR	0	MO D_C ONF	MO D_E N
	M_SYS1_CFG	0	0	0	VBO S2 V1_ SW_ _AL WA YS_ EN	0 LO AD_ OTP _BY P	S L O T _ B Y P	TSL OT_ DO WN _CF G	0	0	0	0	DB G_ MO DE	0	0	OTP _M OD E
	M_REG_CTRL	0	0	0	BUC K_S RHS OFF	BUCK_SRHSO N			0	0	V2O N_L PO N	0	0	V3O N_L PO N	0	0

M_R EG_F LG	V0U V_I	V0O V_I	V1T WA RN_ I	V1T SD_ I	V2T SD_ I V3T SD_ I	V 2 O L _I	V1U V_I	V2U V_I	V3U V_I	V1O V_I	V2O V_I	V3O V_I	V1O C_I	V2O C_I	V3O C_I
M_R EG_ MSK	V0U V_M	V0O V_M	V1T WA RN_ M	V1T SD_ M	V2T SD_ M V3T SD_ M	V 2 O L _M	V1U V_M	V2U V_M	V3U V_M	V1O V_M	V2O V_M	V3O V_M	V1O C_M	V2O C_M	V3O C_M
M_R EG1_ FLG	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	V1_ OCL S_I
M_R EG1_ MSK	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	V1_ OCL S_M
M_IO _TIM ER_F LG	0	0	0	0	0 0	0	LDT _I	LVI5 _I	LVI O4_ I	LVI O3_ I	HVI O2_ I	HVI O1_ I	0	WK 2_I	WK 1_I
M_IO _TIM ER_ MSK	0	0	0	0	0 0	0	LDT _M	LVI5 _M	LVI O4_ M	LVI O3_ M	HVI O2_ M	HVI O1_ M	0	WK 2_M	WK 1_M
M_V SUP_ COM _FLG	0	0	0	VBO S2 V1S W_ S	VBO S_U V 0	I2 C _ C R C _I	I2C_ RE Q_I	SPI _CR C_I	SPI _CL K_I	SPI _RE Q_I	0	VSH S_O V_I	VSH S_U V_I	VSU POV _I	VSU PUV _I

Main	M_V SUP_ COM_ MS_ K	0	0	0	0	0	I2 C _ C R C _ M	I2C_ RE Q_ M	SPI _ CR C_M	SPI _ CL K_M	SPI _ RE Q_ M	0	VSH S_ O V_M	VSH S_ U V_M	VSU POV _ M	VSU PUV _ M	
	M_IO WU_ CFG	LVI5 _ W UCF G	LVI O4_ WU CFG	LVI O3_ WU CFG	0	HVI O2_ DGL T H VIO 1_D GLT	W K 2 _ D G L T	WK 1_D GLT	HVIO2_WU CFG	HVIO1_WU CFG		WK2_WUC FG		WK1_WUC FG			
	M_IO WU_ EN	0	0	LVI5_WUE N		LVIO4_WUEN LVIO3_WUE N		HVIO2_WU EN		HVIO1_WU EN		WK2_WUE N		WK1_WUE N			
	M_IO WU_ FLG	LVI5 _ W U_I	LVI O4_ WU _I	LVI O3_ WU _I	0	HVI O2_ HVI O1_ CYS RD Y C YS RDY	H V I O 2 _ C Y C _ S	HVI O1_ CYC _S	HVI O2_ WU _I	HVI O1_ WU _I	WK 2_ CYS RD Y	WK 1_ CYS RD Y	WK 2_C YC_ S	WK 1_C YC_ S	WK 2_W U_I	WK 1_W U_I	
	M_W U1_E N	0	0	0	0	0	0	0	0	0	LDT_WUE N		LIN_WUEN		CAN_WUE N		
	M_W U1_F LG	0	0	0	0	0	0	F S _ E V T	EXT _ R STB _ W U	WD _ OF L_ W U	V1 UVL P_ WU	INT _ TO _ W U	GO2 NO RM AL_ WU	0	LDT _ W U_I	LIN_ WU _I	CAN _ W U_I

M_TIMER1_CFG	0	0	0	0	00	0	TIMER1_DLY		TIMER1_ON					TIMER1_PER		
M_TIMER2_CFG	0	0	0	0	00	0	TIMER2_DLY		TIMER2_ON					TIMER2_PER		
M_TIMER3_CFG	0	0	0	0	00	0	TIMER3_DLY		TIMER3_ON					TIMER3_PER		
M_PWM1_CFG	0	0	0	PWM1_DLY	PWM1_F	PWM1_DC										
M_PWM2_CFG	0	0	0	PWM2_DLY	PWM2_F	PWM2_DC										
M_PWM3_CFG	0	0	0	PWM3_DLY	PWM3_F	PWM3_DC										
M_TIMER_PWM_CTRL	0	0	0	0	00	0	0	0	TIM1_EN	TIM2_EN	TIM3_EN	0	PWM1_EN	PWM2_EN	PWM3_EN	
M_CS_CFG	0	0	0	0	00	HSFLT_WUFORCE	0	HVIO2_HS_SEL		HVIO1_HS_SEL		WK2_HS_SEL		WK1_HS_SEL		
M_CS_FLG_MSK	0	0	0	0	00	0	HVIO2_OL_M	HVIO1_OL_M	WAKE2_OL_M	WAKE1_OL_M	0	HVIO2_OLI	HVIO1_OLI	WAKE2_OLI	WAKE1_OLI	

M_H Sx_S RC_ CFG	HS4_SRC_SEL				HS3_S RC_S EL				HS2_SRC_ SEL			HS1_SRC_SEL			
M_H Sx_C TRL	0	HS_ VSH SUV OV_ REC	HS_ VSH SUV _DI S	HS_ VSH SOV _DI S	0 0	0	0	0	HS4_ _EN	0	HS3_ _EN	0	HS2_ _EN	0	HS1_ _EN
M_H Sx_F LG	0	0	0	HS4_ _OL _I	HS4_ _OC _I 0	HS3_ _OL _I	HS3_ _OC _I	HS34_T SD_ I	0	HS2_ _OL _I	HS2_ _OC _I	0	HS1_ _OL _I	HS1_ _OC _I	HS12_T SD_ I

L o g i c	Regi ster nam e	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	M_H Sx_ MSK	0	0	0	HS4 _OL _M	HS4 _O C_ M	0	HS3 _OL _M	HS 3_O C_ M	HS 34_ TS D_ M	0	HS 2_O L_ M	HS 2_O C_ M	0	HS 1_O L_ M	HS 1_O C_ M	HS 12_ TS D_ M
	M_A MUX _CT RL	0	0	0	0	0	0	AM UX_ EN	AM UX_ DI V	0	0	0	AMUX				
	M_L DT_ CFG 1	LDT_AFTER_RUN															
	M_L DT_ CFG 2	LDT_WUP_L															
	M_L DT_ CFG 3	0	0	0	0	0	0	0	0	LDT_WUP_H							
	M_L DT_ CTR L	0	0	0	0	0	0	0	0	LDT 2LP	LDT_FNCT			LDT _SE L	LDT _M OD E	LDT _E N	LDT _R UN

M_CAN	0	0	0	0	0	0	CAN_MODE		CAN_ACTIVE_MODE_S	0	CAN_FS_DIS	0	0	0	CAN_TXD_TO_I	CAN_TSD_I
M_LIN	0	LIN_MODE		LIN_SLOPE		LIN_FS_DIS	LIN_VSHSUVDIS	LIN_SC	LIN_TXD_TO	0	0	0	0	LIN_SC_I	LIN_TXD_TO_I	LIN_TSD_I
M_CAN_LIN_MSK	0	0	LIN_FSM_STATE_S					LIN_SC_M	LIN_TXD_TO_M	LIN_TSD_M	0	CAN_FSM_STATE_S			CAN_TXD_TO_M	CAN_TSD_M
M_MEMORY0	MEMORY0[15]	MEMORY0[14]	MEMORY0[13]	MEMORY0[12]	MEMORY0[11]	MEMORY0[10]	MEMORY0[9]	MEMORY0[8]	MEMORY0[7]	MEMORY0[6]	MEMORY0[5]	MEMORY0[4]	MEMORY0[3]	MEMORY0[2]	MEMORY0[1]	MEMORY0[0]
M_MEMORY1	MEMORY1[15]	MEMORY1[14]	MEMORY1[13]	MEMORY1[12]	MEMORY1[11]	MEMORY1[10]	MEMORY1[9]	MEMORY1[8]	MEMORY1[7]	MEMORY1[6]	MEMORY1[5]	MEMORY1[4]	MEMORY1[3]	MEMORY1[2]	MEMORY1[1]	MEMORY1[0]
FS_I_OV_UV_CFG1	0	0	0	V1MON_OV_RS_TB_IMPACT	V1MON_OV_F_S0B_I_MPACT	V1MON_OV_LI_MP0_I_MPACT	V1MON_UV_RS_TB_IMPACT	V1MON_UV_F_S0B_I_MPACT	V1MON_UV_LI_MP0_I_MPACT	0	V2MON_OV_R_STB_I_MPACT	V2MON_OV_F_S0B_IMPACT	V2MON_OV_LI_MP0_I_MPACT	V2MON_UV_R_STB_I_MPACT	V2MON_UV_F_S0B_IMPACT	V2MON_UV_LI_MP0_I_MPACT

f e	FS_LIM P12_ CFG	0	0	0	0	0	0	0	LIMP2_D C_CFG		LIMP2_CF G		0	0	LIMP1_CF G		0
	FS_ FS0 B_L IMP 0_R EL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	FS_ ABIS T	ABI ST_ RE AD Y	0	0	ABI ST_ DO NE	ABI ST_ ON GOI NG	ABI ST_ V0 MO N_ DIA G	ABI ST_ V1 UVL P_D IAG	ABI ST_ V1 MO N_ DIA G	ABI ST_ V2 MO N_ DIA G	ABI ST_ V3 MO N_ DIA G	0	ABI ST_ V0 MO N	ABI ST_ V1 UV LP	ABI ST_ V1 MO N	ABI ST_ V2 MO N	ABI ST_ V3 MO N
	FS_ SAF ETY_ O UTP UTS	0	RS TB_ EX T	RS TB_ EV T	RS TB_ DR V	RS TB_ SN S	RS TB_ DIA G	0	FS0 B_ DR V	FS0 B_ S NS	FS0 B_ DIA G	0	0	LIM P0_ DR V	LIM P0_ SN S	LIM P0_ DIA G	0
	FS_ SAF ETY_ FL G	FC CU 12_ ER R_ S	FC CU 1_ ER R_ S	FC CU 2_ ER R_ S	INIT _C RC _N OK _M	INIT _C RC _N OK _I	WD _N OK _M	WD _N OK _I	0	FC CU 12_ M	FC CU 1_ M	FC CU 2_ M	FC CU 12_ I	FC CU 1_ I	FC CU 2_ I	FC CU 1_ S	FC CU 2_ S
	FS_ CRC	0	0	0	0	0	INIT _C RC _FS 0_B _I MP ACT	INIT _C RC _LI MP 0_I MP ACT	0	CRC_VALUE							

Writable registers

Table 5. Writable registers

L o g i c	Regi ster name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def aul t v alu e
	M_S YS_C FG	-	-	-	-	-	LO CK_ IN IT	GO 2IN IT	GO 2N OR MA L	GO 2L PO N	GO 2L PO FF	INT _T O_ WU EN	INT B_ RE Q	INT B_ DU R	-	MO D_ CO NF	MO D_ EN	OT P f use
	M_S YS1_ CFG	-	-	-	VB OS 2 V1 _S W_ AL WA YS _E N	-	LO AD _ O TP _ B YP	SL OT _ B YP	TS LO T_ DO WN _ C FG	-	SO FT PO R_ RE Q	-	DB G_ EXI T	-	-	OT P_ EXI T	-	OT P f use
	M_R EG_ CTRL	-	-	-	BUCK_S RHSSOFF		BUCK_SRHSO N			-	-	V2 ON_ L PO N	V2 EN	V2 DIS	V3 ON_ L PO N	V3 EN	V3 DIS	OT P f use
	M_R EG_ MSK	V0 UV _M	V0 OV _M	V1 TW AR N_ M	V1 TS D_ M	V2 TS D_ M	V3 TS D_ M	V2 OL _M	V1 UV _M	V2 UV _M	V3 UV _M	V1 OV _M	V2 OV _M	V3 OV _M	V1 OC _M	V2 OC _M	V3 OC _M	0x0 000
	M_R EG1_ CTRL	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	V1 _ O CL S_ I	0x0 000
	M_R EG1_ MSK	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	V1 _ O CL S_ M	0x0 000
	M_IO _CTR L	-	-	-	-	-	-	HVI O1 HI	HVI O1 LO	HV IO2 HI	HVI O2 LO	LVI O3 HI	LVI O3 LO	LVI O4 HI	LVI O4 LO	LV O6 HI	LV O6 LO	0x0 000
	M_IO _TIM ER_ MSK	-	-	-	-	-	-	-	LD T_ M	LVI 5_ M	LVI O4 _M	LVI O3 _M	HVI O2 _M	HVI O1 _M	-	WK 2_ M	WK 1_ M	0x0 000

M_V SUP_ COM_ MS K	-	-	-	-	-	-	I2C _C RC _M	I2C _R EQ _M	SPI _C RC _M	SPI _C LK _M	SPI _R EQ _M	-	VS HS _O V_ _M	VS HS _U V_ _M	VS UP OV _M	VS UP UV _M	0x0 000	
M_IO WU_ CFG	LVI 5_ W UC FG	LVI O4 _ WU CF G	LVI O3 _ WU CF G	Re ser ved	HV IO2 _D GL T	HVI O1 _D GL T	WK 2_ DG LT	WK 1_ DG LT	HVIO2_ WUCFG		HVIO1_ WUCFG		WK2_WU CFG		WK1_WU CFG		0x0 005	
M_IO WU_ EN	-	-	LVI5_WU EN		LVIO4_W UEN		LVIO3_W UEN		HVIO2_ WUEN		HVIO1_ WUEN		WK2_WU EN		WK1_WU EN		0x0 0F F	
M_W U1_ E N	-	-	-	-	-	-	-	-	-	-	LDT_WU EN		LIN_WU EN		CAN_WU EN		0x0 00 F	
M_TI MER 1_ CF G	-	-	-	-	-	-	-	TIMER1_ DLY		TIMER1_ON				TIMER1_PER			0x0 000	
M_TI MER 2_ CF G	-	-	-	-	-	-	-	TIMER2_ DLY		TIMER2_ON				TIMER2_PER			0x0 000	
M_TI MER 3_ CF G	-	-	-	-	-	-	-	TIMER3_ DLY		TIMER3_ON				TIMER3_PER			0x0 000	
M_P WM1 _ CF G	-	-	-	PWM1_D LY		PW M1 _ F	PWM1_DC										0x0 000	
M_P WM2 _ CF G	-	-	-	PWM2_D LY		PW M2 _ F	PWM2_DC										0x0 000	
M_P WM3 _ CF G	-	-	-	PWM3_D LY		PW M3 _ F	PWM3_DC										0x0 000	
M_TI MER _ PW _C TRL	-	-	-	-	-	-	-	-	-	TI M1 _ E N	TI M2 _ E N	TI M3 _ E N	-	PW M1 _ E N	PW M2 _ E N	PW M3 _ E N	0x0 000	

M_C S_CFG	-	-	-	-	-	-	HS _FL T_ WU _F OR CE	-	HVIO2_H S_SEL		HVIO1_H S_SEL		WK2_HS _SEL		WK1_HS _SEL		0x0 000
M_C S_FL G_M SK	-	-	-	-	-	-	-	HVI O2_ O L_ M	HV IO1_ O L_ M	WA KE 2_ OL _M	WA KE 1_ OL _M	-	-	-	-	-	0x0 000
M_H Sx_S RC_ CFG	HS4_SRC_SEL				HS3_SRC_SEL				HS2_SRC_SEL				HS1_SRC_SEL				0x0 000
M_H Sx_C TRL	-	HS _V SH SU VO V_ RE C	HS _V SH SU V_ DIS	HS _V SH SO V_ DIS	-	-	-	-	-	HS 4_ EN	-	HS 3_ EN	-	HS 2_ EN	-	HS 1_ EN	0x0 000
M_H Sx_M SK	-	-	-	HS 4_ OL _M	HS 4_ OC _M	-	HS 3_ OL _M	HS 3_ OC _M	HS 34_ TS D_ M	-	HS 2_ OL _M	HS 2_ OC _M	-	HS 1_ OL _M	HS 1_ OC _M	HS 12_ TS D_ M	0x0 000
M_A MUX _CTR L	-	-	-	-	-	-	AM UX _E N	AM UX _DI V	-	-	-	AMUX					0x0 000
M_L DT_C FG1	LDT_AFTER_RUN																0x0 000
M_L DT_C FG2	LDT_WUP_L																0x0 000
M_L DT_C FG3	-	-	-	-	-	-	-	-	LDT_WUP_H								0x0 000
M_L DT_C TRL	-	-	-	-	-	-	-	-	LD T2 LP	LDT_FNCT		LD T_ SE L	LD T_ MO DE	LD T_ EN	-	0x0 000	

M_CAN	-	-	-	-	-	-	CAN_MODE		-	-	CAN_FSDIS	-	-	-	CAN_TXD_TO_I	CAN_TSD_I	0x0000
M_LIN	-	LIN_MODE		LIN_SLOPE		LIN_FSDIS	LIN_VSHSUVDIS	LIN_SC	LIN_TXD_TO	-	-	-	-	LIN_SC_I	LIN_TXD_TO_I	LIN_TSD_I	0x0000
M_CAN_LIN_MASK	-	-	LIN_FSM_STATE_S					LIN_SC_M	LIN_TXD_TO_M	LIN_TSD_M	-	CAN_FSM_STATE_S			CAN_TXD_TO_M	CAN_TSD_M	0x0000

L o g i c	Regi ster name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Def aul t val ue
	M_M EMO RY0	MEMORY0																0x0 000
	M_M EMO RY1	MEMORY1																0x0 000
	FS_I _OV _UV_ CFG 1	—	—	—	V1 MO N_ OV _R _ST B_ IM PA CT	V1 MO N_ OV _F _S0 B_ I MP AC T	V1 MO N_ OV _LI _MP 0_ I MP AC T	V1 MO N_ UV _R _ST B_ IM PA CT	V1 MO N_ UV _F _S0 B_ I MP AC T	V1 MO N_ UV _LI _MP 0_ I MP AC T	—	V2 MO N_ OV _R _ST B_ IM PA CT	V2 MO N_ OV _F _S0 B_ I MP AC T	V2 MO N_ OV _LI _MP 0_ I MP AC T	V2 MO N_ UV _R _ST B_ IM PA CT	V2 MO N_ UV _F _S0 B_ I MP AC T	V2 MO N_ UV _LI _MP 0_ I MP AC T	OT P f use

FS_I_OV_UV_CFG2	-	-	-	V3_MON_OVR_STB_IMPACT	V3_MON_OVR_SF_S0B_IMPACT	V3_MON_OVR_LIMP0_IIMPACT	V3_MON_OVR_RSTB_IMPACT	V3_MON_OVR_UV_SF_S0B_IMPACT	V3_MON_OVR_UV_LIMP0_IIMPACT	-	V0_MON_OVR_STB_IMPACT	V0_MON_OVR_UV_SF_S0B_IMPACT	V0_MON_OVR_UV_LIMP0_IIMPACT	V0_MON_OVR_UV_RSTB_IMPACT	V0_MON_OVR_UV_SF_S0B_IMPACT	V0_MON_OVR_UV_LIMP0_IIMPACT	OT_P f use
FS_I_FCCU_CFG	-	FCCU_CFG			FCCU2_ASSIGN			FC_CU12_FLT_POL	FC_CU2_FLT_POL	FC_CU1_FLT_POL	FC_CU2_RS_TB_I_MPACT	FC_CU2_F_S0B_IMPACT	FC_CU2_LIMP0_I_MPACT	FC_CU1_RS_TB_I_MPACT	FC_CU1_F_S0B_IMPACT	FC_CU1_LIMP0_I_MPACT	0X103F
FS_I_FSSM_CFG	-	EXT_RSTB_DISS	RSTB8S_DISS	RSTB_DUR	LIMP0_SC_RSTB_I_MPACT	EXTRSTB_FS0B_I_MPACT	FS0B_SC_RSTB_I_MPACT	FLT_ERR_LIMIT		FLT_MI_D_RSTB_I_MPACT	FLT_MI_D_FS0B_I_MPACT	FLT_MI_D_LIMP0_I_MPACT	FLT_ERR_CNT				OT_P f use
FS_I_WD_CFG	-	WD_RSTB_IMPACT	WD_F_S0B_IMPACT	WD_LIMP0_I_MPACT	WD_DISS_LPON	WD_RFR_LIMIT		WD_ERR_LIMIT		-	-	-	-	-	-	-	0x7080
FS_WDW_CFG	-	-	-	-	WDW_RE_CEN	WDW_EN	-	WDW_PERIOD			-	WDW_RECOVERY					0x01AB
FS_WD_ANSWER	WD_ANSWER																0x0000
FS_LIMP12_CFG	-	-	-	-	-	-	-	LIMP2_DC_CFG	LIMP2_CFG		LIMP2_REQ	-	LIMP1_CFG		LIMP1_REQ	OT_P f use	

FS_F S0B_ LIMP 0_RE L	RELEASE_FS0B_LIMP0															0x0 000	
FS_A BIST	-	LA UN CH _A BIS T	CL EA R_ ABI ST	-	-	-	-	-	-	-	-	ABI ST _V 0M ON	ABI ST _V 1U VL P	ABI ST _V 1M ON	ABI ST _V 2M ON	ABI ST _V 3M ON	0x0 000
FS_S AFET Y_O UTP UTS	-	-	-	-	-	-	RS TB _R EQ	-	-	-	FS 0B _R EQ	-	-	-	-	LIM P0 _R EQ	0x0 000
FS_S AFET Y_FL G	-	-	-	INI T_ CR C_ NO K_ M	-	WD _N OK _M	-	-	FC CU 12_ M	FC CU 1_ M	FC CU 2_ M	-	-	-	-	-	0x0 000
FS_C RC	-	INI T_ CR C_ RE Q	-	-	-	INI T_ CR C_ FS 0B _I MP AC T	INI T_ CR C_ LI MP 0_ IM PA CT	-	CRC_VALUE								0x0 000

FS0B and or LIMP0 release calculation procedure

When the fail-safe output FS0B is asserted low by the device because of a fault, or after a power up, some conditions must be validated before allowing the FS0B pin to be released by the device.

These conditions are:

- No fault affecting FS0B reported
- Fault error counter equal to zero
- Device in Normal mode
- Device not in Debug mode and not in INIT mode
- FS_FS0B_LIMP0_REL register filled with the correct value, depending on current WD_TOKEN[15:0] value as per Table 6. Refer to Table 56 from the [FS23 data sheet](#):

Table 6. FS0B and/or LIMP0 release commands

FS_FS0B_LIMP0_REL[15:0]	B 15	B 14	B 13	B 12	B 11	B 10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Release FS0B	0	1	1	NOT(WD_TOKEN[0:12])												
Release LIMP0	1	1	0	NOT(WD_TOKEN[3:15])												
Release both FS0B and LIMP0	1	0	1	NOT(WD_TOKEN[0:6])							NOT(WD_TOKEN[10:15])					

Watchdog answer procedure

- [1] Refer to Section 20.2 from the FS23 data sheet.
- The watchdog uses two keys, 0x5AB2 (default value after POR) and 0xD564 to validate the answer. The key is stored in the WD_TOKEN register, and is changed alternatively after each good WD refresh.
- The MCU reads the WD_TOKEN register and writes the correct answer (WD_TOKEN register value) through the SPI/I2C in WD_ANSWER register, in the right timing. The WD error counter is incremented when the answer is wrong or not given at the right moment, or not given at all at the end of the watchdog period. Refer to
- Table 35 from the FS23 data sheet.
- The first good watchdog refresh closes the INIT phase. This first good watchdog refresh is sent by the MCU in less than 256 ms (default period duration). Then the watchdog window is running and the MCU must refresh the watchdog every period.

Table 7. Watchdog answer and refresh validation

SPI / I ² C	Window watchdog		Timeout watchdog
	CLOSED	OPEN	(always open)
BAD key	WD_NOK	WD_NOK	WD_NOK
GOOD key	WD_NOK	WD_OK	WD_OK
None (timeout)	NA	WD_NOK	WD_NOK

SPI/I2C CRC calculation procedure

An 8-bit CRC is required for each write and read SPI command. Computation of a CRC is derived from the mathematics of polynomial division, modulo two.

The CRC parameters are:

- **Polynomial:** $x^8+x^4+x^3+x^2+1$ (identified by 0x1D)
- **Seed:** 0xFF.



SPI message construction includes the register address, the read/write bit, data, and CRC. Refer to Tables 65 and 66 from the FS23 data sheet. The bit B32 must be set to 1 to execute a write command, and to 0 to execute a read command.

	B31	B30	B29	B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16	
MOSI	Register address [6:0]								R/W	Write data [15:8]							
MISO	General status flag								Register content before Write [15:8]								
	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	
MOSI	Write data [7:0]								CRC[7:0]								
MISO	Register content before Write [7:0]								CRC[7:0] – response								

	B31	B30	B29	B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16	
MOS I	Register address [6:0]								R/W	0x00							
MIS O	General status flag								Read data [15:8]								
	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	
MOS I	0x00								CRC[7:0]								
MIS O	Read data [7:0]								CRC[7:0] – response								

I²C message construction includes the device address, read/write bit, register address, data, and CRC. Refer to Table 61 from the FS23 data sheet. The bit B32 must be set to 0 to execute a write command, and to 1 to execute a read command.

Table 10. I²C message construction

								B39	B38	B37	B36	B35	B34	B33	B32
								ID[6:0]							R/W
								Device address							R/W
B31	B30	B29	B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16
0	ADR[6:0]							DATA[15:8]							
0	Register address							Data MSB							
B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
DATA[7:0]								CRC[7:0]							
Data LSB								CRC							


When using I²C communication, the input for CRC calculation is a 32-bit word composed of device address, read/write bit, register address and data.

INIT CRC calculation procedure


INIT fail-safe registers are protected by a CRC. The same polynomial and seed used for SPI/I²C CRC are necessary to compute this INIT CRC: The polynomial is $x^8+x^4+x^3+x^2+1$ (identified by 0x1D) with the seed value of 0xFF.

Three steps are required to compute INIT CRC:


1. Read the FS configuration registers and extract the following bits.



2. Create the 58-bit word by concatenating the 58 bits.



3. Compute INIT CRC bitwise using 0x1D polynomial. The figure below gives an example for bitwise CRC computation algorithm.



aaa-052405

Revision history

Document ID	Release date	Description
AN14041 v.2.0	23 January 2025	<ul style="list-style-type: none">Global editing for grammar and style.Moved document from secure files to public access on nxp.com.Section 12 was relocated from the front of this document to the end to conform with NXP's document content hierarchy.Updated Legal information
AN14041 v.1.0	13 September 2023	Initial version

References

• Documentation

- [1] FS23 application note – product guidelines, nxp.com
- [2] [FS23 data sheet, nxp.com](#)

• Software resources

- [3] [FS23 AUTOSAR software drivers, nxp.com](#)
- [4] [Real-Time Drivers \(RTD\) general information, nxp.com](#)

• Evaluation resources

- [5] [FS23 graphical user interface \(GUI\), revision 3.1.382, nxp.com](#)
- [6] [FS23 user manual for socketed / soldered Buck / soldered LDO EVB, nxp.com](#)

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

- **Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.
- In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including – without limitation – lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.
- Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.
- **Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.
- **Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
- Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.
- NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.
- **Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

- Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.
- HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.
- Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.
- Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.
- Suitability for use in automotive applications (functional safety) — This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.
- NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

- **Notice:** All referenced brands, product names, service names, and trademarks are the property of their respective owners.
- NXP — wordmark and logo are trademarks of NXP B.V.

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.


Document information

Information	Content
Keywords	FS2300, FS2320, safety system basis chip, SBC, body and comfort, controller area network (CAN) FD, local interconnect network (LIN)
Abstract	This application note is intended for the engineers involved in software implementation of FS23 fail-safe system basis chips.

CONTACT INFORMATION

- © 2025 NXP B.V. All rights reserved.
- **For more information, please visit:** <https://www.nxp.com>.
- Date of release: 23 January 2025
- Document identifier: AN14041

Documents / Resources

	<p>NXP FS23 Fail Safe System Basis Chips [pdf] User Guide</p> <p>FS2300, FS2320, FS23 Fail Safe System Basis Chips, FS23, Fail Safe System Basis Chips, Safe System Basis Chips, Basis Chips, Chips</p>
--	--

References

- [User Manual](#)

[Manuals+](#), [Privacy Policy](#)

This website is an independent publication and is neither affiliated with nor endorsed by any of the trademark owners. The "Bluetooth®" word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. The "Wi-Fi®" word mark and logos are registered trademarks owned by the Wi-Fi Alliance. Any use of these marks on this website does not imply any affiliation with or endorsement.