

MultiLane ML4066 Analyzer OSFP User Guide


[Home](#) » [multiLane](#) » MultiLane ML4066 Analyzer OSFP User Guide 

Contents

- [1 MultiLane ML4066 Analyzer OSFP](#)
- [2 Product Information](#)
- [3 Product Analyzer Features](#)
- [4 SFF Analyzer features](#)
- [5 Product Usage Instructions](#)
- [6 Overview](#)
- [7 Analyzer Features](#)
- [8 CMIS State Machine Test](#)
- [9 Appendix I: Analyzer Card Diagram](#)
- [10 Documents / Resources](#)



MultiLane ML4066 Analyzer OSFP



Product Information

User Guide: ML4066 CMIS Analyzer User Guide

The user guide provides detailed information on the ML4066 CMIS Analyzer, including the CMIS Analyzer Board and CMIS Analysis and Compliance Software.

Revision Control

The user guide has undergone several revisions to improve and update the content. The current revision is 1.8, released in July 2021.

Overview

The ML4066 CMIS Analyzer is a powerful tool for analyzing and testing CMIS (Common Management Information Service) enabled devices. It allows users to communicate with, operate, and control various MCBs (Management Controller Boards) boards. The analyzer features a Windows-based GUI and API Library, providing an intuitive interface for easy operation.

Product Analyzer Features

SFF Analyzer features

- USB Interface: Connect the analyzer to a computer using the USB interface.
- Windows-based GUI and API Library: Use the graphical user interface and provided API library to control and operate the analyzer.
- Detection and measurement of host pull up + pull down resistors on low-speed signals: Analyze and measure the pull-up and pull-down resistors on low-speed signals of the host device.

- Host VCC rails sampling measurement: Measure the VCC rails of the host device.
- VCC spectral noise analysis: Analyze the spectral noise of the VCC rails.
- I2C Analyzer: Analyze I2C bus communication with features such as bus speed, ACK/NACK detection, clock stretching analysis, and time event logging.
- Functional tests: Perform functional tests on control signals, configuration registers, and emulate optical modules by loading custom data into identification registers.
- Alarm generation: Generate alarms based on specific conditions or events.
- State Machine Emulator (CMIS): Emulate CMIS state machines, communicate with MCBs, and perform state machine sequencing tests with transition timing and test report generation.

CMIS features

- Communicate with, operate and control various MCBs boards: Establish communication with and control multiple MCBs boards.
- Utilize a common software across a variety of form factors: The analyzer software is compatible with different form factors.
- Communicate on multiple hosts simultaneously: Assign different USB instances to each host for simultaneous communication.
- In master mode, the analyzer acts as a host module DUT: Simulate a host module device under test by loading or saving MSA files, reading/writing individual module registers, adjusting I2C rate, driving control signals, and performing state machine sequencing tests.

Product Usage Instructions

Follow the steps below to use the ML4066 CMIS Analyzer:

1. Connect the analyzer to a computer using the provided USB interface.
2. Install the required software and drivers for the analyzer.
3. Launch the Windows-based GUI to access the analyzer's features and controls.
4. To analyze low-speed signals, ensure that the host pull-up and pull-down resistors are properly connected and detected by the analyzer.
5. Use the GUI to measure the VCC rails of the host device and analyze any spectral noise present.
6. For I2C analysis, select the desired bus speed and enable features such as ACK/NACK detection, clock stretching analysis, and time event logging.
7. Perform functional tests on control signals and configuration registers as needed.
8. To emulate optical modules, load custom data into identification registers and ensure proper termination using a microcontroller.
9. Utilize the MSA Memory map and programmable new pages to replicate optical module identification registers.
10. Control and monitor all low-speed signals using the GUI.
11. If needed, perform hot plugging of devices by following the provided instructions.
12. Generate alarms based on specific conditions or events using the analyzer's alarm generation feature.
13. To emulate CMIS state machines, communicate with MCBs, and perform state machine sequencing tests, access the CMIS features in the GUI.
14. Load or save MSA files, read/write individual module registers, adjust I2C rate, drive control signals, and

generate test reports as required.

Overview

The ML4066 is an adapter with diagnostic interface for the power, I2C and management interface control and alarm signals. The ML4066-ANA analyzer board is connected to the ML4066 to enable live diagnosis for the transceiver and host, ensuring that the entire data was delivered.

The ML4066 also makes use of the Common Management Interface Specification (CMIS) allows host and module software implementers to utilize a common code base across a variety of form factors. CMIS is a robust and increasingly crucial element of data center interconnects, and critical for transceiver stability.

Analyzer Features

SFF Analyzer features

- USB Interface
- Windows based GUI and API Library
- Detection and measurement of host pull up + pull down resistors on low-speed signals
- Host VCC rails sampling measurement
- VCC spectral noise analysis
- I2C Analyzer
 - Bus Speed
 - ACK/ NACK Detection
 - Clock Stretching Analysis
 - Time Event Logging
- Functional tests
 - Control signals
 - Configuration registers
 - Ability to emulate optical module by loading identification registers with custom data
 - I2C Terminated by microcontroller, I2C slave compliant with MSA
 - Implements MSA Memory map and programmable new pages
 - Memory map can be loaded to replicate optical module's identification registers
 - Ability to control/monitor all low-speed signals
 - Hot pluggable
- Alarm generation
- State Machine Emulator (CMIS)

CMIS features

- Communicate with, operate and control various MCBs boards.
- Utilize a common software across a variety of form factors.
- Communicate on multiple host simultaneously, by assigning different USB instance to each host.
- In master mode, the analyzer acts as a host module DUT
 - Load or save MSA files
 - Read/Write individual module registers
 - Stretch I2C rate

- Drive control signals
- State machine sequencing test with transition timing and test report generation
- In slave mode, the analyzer acts as a module for a host DUT
 - Emulate a pluggable full register mapping
 - Load any MSA file onto analyzer
 - Clock Stretching during I2C transactions
 - Monitor host control signals and raise alarms
- In bypass mode, the analyzer monitors exchange between host and module
 - Analyze and log I2C packet exchange between module and host
 - Observe control and alarm signal transactions
 - Monitor VCC levels in real time

SFF Analyzer GUI

VCC tab

The VCC tab allows the measurement of the VCCTX, RX and VCC1. Select the number of samples that will be multiplied by the sampling period selected from the Combo box. The default value of this period is 0.55 μ s. You can add two markers to the graph by right-clicking with the mouse. Make sure to clear all markers to add new ones.

The values of the markers and their difference are displayed under the graph.




Figure 1: VCC tab

I2C Configuration Tab

This tab allows the user to manually configure the I2C bus direction, speed, and clock stretching.




Figure 2: I2C Capture tab

When choosing Internal Slave, you can Read/Write the Data of the Analyzer's EEPROM. Internal Master allows User to read/write on the Module*.

Bypass mode makes the communication direct between the module and the host.

For the I2C Master configuration, use the Get button to retrieve the configuration. To change it, write the desired configuration then click "Apply Configuration". The max clock stretching corresponds to the maximum time that the Master waits for the Slave's response. To set the max clock stretching the "Enable Clock Stretching" checkbox must be checked.

For I2C slave configuration, user can choose to enable/disable clock stretching, and can also set the clock stretching time that will be forced on SCL during I2C transactions.

Disclaimer:

*MultiLane supports the replacement of this terminology with more inclusive language. These terms will be retired in the updated CMIS 5.0 specification.

I2C tab

This tab analyzes the I2C packets. The graph displays the clock (SCL) and the data (SDA). The SCL rising edges are detected and the SDA values are displayed at each rising edge (cf. image below).

A vertical line is drawn at each rising edge and the SDA binary values are displayed under the yellow SDA curve.




Figure 3: I2C Capture tab

The image above refers to the I2C read command. The data packets are displayed in a list under the graph. Select the packet that you want to visualize on the graph to see the range of that packet.

Each packet is delimited on the graph by the Start (marked in green) and Stop (marked in red) conditions (cf.

Note that you can show/hide any of the lines by clicking on the corresponding checkbox at the top of the graph. You can also change the sampling period using the combo box. This period will be multiplied by the number of samples chosen. Its default value is $0.963\mu\text{s}$.

[illegible]

Packet Descriptions

The free run checkbox is used to monitor the I2C bus. When checked, the monitoring function will start sampling directly after the I2C button is clicked.

Functional Tests Tab

The screenshot displays the multiLane ML4066-Analyzer software. The sidebar on the left contains navigation buttons: VCC pins, I2C Configuration, I2C, I2C Internal Data, Memory map, and I2C/Vision sequence. The main window has a title bar with 'multiLane' and a logo. Below the title bar, the text 'ML4066-Analyzer' is centered. To the right, 'Analyzer Type' is set to 'I2C0 Analyzer' with a dropdown arrow, and a 'Disconnect' button is visible. The 'I2C Read / Write' section is active, showing 'Memory Location' set to 'Upper Page 02' (selected with a radio button). Below this, there are three input fields for 'Single Write': 'Address(decimal)' with value '0', 'Memory Content(hex)' with value '18', and 'Memory Content(binary)' with value '00011000'. There are 'Read' and 'Write' buttons below these fields. The 'Multi Write Read' section shows a table with columns 'Address', 'Hex', and 'Binary'. The table contains data for addresses 000 to 011, all with hex value '18' and binary value '00000000'. There are 'Read' and 'Save to file' buttons below the table.

For the SFP-Analyzer, the functional tests tab adds the slave addresses corresponding to the SFP standards.



Figure 6: Functional Tests Tab for SFP-Analyzer

I2C Read/Write:

1. First, select which page you need to perform a read or write operation on in the Memory Location.
2. Then, use the “Single Byte” window to read/write one byte from the memory.
 - **a.** Address: The address to read/write from.
 - **b.** Memory Content: The data value to be read/written to the selected address (In Hex or in Binary).
3. Alternatively, use the “Multi-byte Read” to read/write multiple bytes between a specified Starting Address and an End Address.

Memory Map Tab

This tab gives access to the memory map of the module. It can be loaded to replicate optical module's identification registers.




Figure 7: Memory Map tab

This screen allows you to Load or Save your custom MSA configuration.

Data is displayed according to the selected I2C Bus Direction in a grid showing: register address, hex value, Decimal Values, ASCII value, MSA description.

- Refresh button: Read MSA Registers, and refresh values.

- Write MSA to HW button: Write the current MSA configuration to OSFP module.
- Save MSA to file button: Saves the current MSA memory to a file using Comma separated values (CSV) format.
- Load MSA from file button: Loads MSA values from file and map it to MSA memory.

When choosing Internal Slave, you can Read/Write the Data of the Analyzer's EEPROM. Internal Master allows you to read/write on the Module. Bypass mode makes the communication direct between the module and the host.

For the SFP-Analyzer, choose your desired slave address and page to read it.

Address	Data(Hex)	Data(Dec)	Data(Oct)	MSA Description
S.A. AD Byte 0 (00h)	0	0	0	Identifier
S.A. AD Byte 1 (01h)	0	0	0	Ext. Identifier
S.A. AD Byte 2 (02h)	0	0	0	Connector
S.A. AD Byte 3 (03h)	0	0	0	Transceiver
S.A. AD Byte 4 (04h)	0	0	0	Transceiver
S.A. AD Byte 5 (05h)	0	0	0	Transceiver
S.A. AD Byte 6 (06h)	0	0	0	Transceiver
S.A. AD Byte 7 (07h)	0	0	0	Transceiver
S.A. AD Byte 8 (08h)	0	0	0	Transceiver
S.A. AD Byte 9 (09h)	0	0	0	Transceiver
S.A. AD Byte 10 (0Ah)	0	0	0	Transceiver
S.A. AD Byte 11 (0Bh)	0	0	0	Encoding
S.A. AD Byte 12 (0Ch)	0	0	0	ML Number
S.A. AD Byte 13 (0Dh)	0	0	0	Rate Identifier
S.A. AD Byte 14 (0Eh)	0	0	0	Length(SMTLen)
S.A. AD Byte 15 (0Fh)	0	0	0	Length(SMT)
S.A. AD Byte 16 (10h)	0	0	0	Length
S.A. AD Byte 17 (11h)	0	0	0	Length
S.A. AD Byte 18 (12h)	0	0	0	Length
S.A. AD Byte 19 (13h)	0	0	0	Length
S.A. AD Byte 20 (14h)	0	0	0	Vendor Name
S.A. AD Byte 21 (15h)	0	0	0	Vendor Name
S.A. AD Byte 22 (16h)	0	0	0	Vendor Name
S.A. AD Byte 23 (17h)	0	0	0	Vendor Name

Figure 8: Memory Map tab in SFP analyzer

CNTRL/ALRM Signals tab

This tab allows detection and measurement of host pull up resistors on low speed signals and the detection of their state (either digital or analog). You can also drive these signals using the corresponding checkboxes.

- **Pull-Up Resistors window:** The analyzer detects if the pull-up resistor of each signal is missing or not and it calculates its value. The range between 1.3 K Ω and 10 K Ω is acceptable indicating that a pull-up resistor is present. Below 1.3 K Ω the resistor value is too low and you a short circuit. Above 10 K Ω you risk an open circuit. The marge of accuracy for the resistor's value is about 1 K Ω .
- For each signal the desired mode "Drive", "Bypass" or "Analog Sampler" is chosen. The Analog Monitor button displays the voltage of the desired signal. To manually assert/de-assert the signals, the "Drive" option must be chosen to be able to toggle the signal's checkbox. Finally, if "Bypass" mode is selected, you can control the module externally and check its status by pressing the "Get" button.
- The Refresh button resets the signals in "Drive" mode to their initial states.



Figure 9: Cntrl/Alrm signals tab 1 in QDD analyzer

The pin pull-up resistors will differ depending on the form factor of the adaptor and module. The SFP has different low speed control signals as seen in the figure below.




Figure 10: SFP-Analyzer Control signals

Application Notes

I2C Tab

1. Select "Bypass" mode from the "I2C Configuration" tab.
2. In the I2C tab, select the number of samples for the I2C capture, for the I2C read it should be the maximum.
3. Without selecting the "free run" checkbox, click the I2C button to start monitoring, then using your host send an I2C command (read or write) and wait for the I2C Frame Capture.
4. If the "free run" checkbox is selected, the capturing will start immediately after the I2C button is clicked.



Functional Tests Tab

1. Select “Bypass” mode in the I2C configuration tab, using your host try to read/write a value from the module. In the Analyzer GUI, the read/write won’t work in this mode because the Host and module communicate directly without the interference of the Analyzer.



2. Select “Internal Master” mode in the I2C configuration tab, read address 0 using the Analyzer GUI. This value refers to the one written on the module. The connection between the Host and the Analyzer is cut and using the Host to read will give you FF values.




Figure 13: Functional Tab in Slave Mode

3. Select “Internal Slave” mode in the I2C configuration tab, the reading/writing command from the Analyzer or your Host will give the same value written in the EEPROM.



Figure 14: Reading Specific Registers from Functional Tests Tab

When clicking “Refresh” in the “Memory Map” tab, the grid displays all data written in the registers and follows the rules above.

The screenshot shows the 'Memory Map' tab in the ML4066-Analyzer. The table displays the following data:

Address	Data (Hex)	Data (Dec.)	Data (Bin.)	MSA Description
LowMem 0(00h)	18	24	0	Identifier
LowMem 1(01h)	40	64	0	Version Id
LowMem 2(02h)	00	0	0	CLR code present
LowMem 3(03h)	07	7	0	Module State
LowMem 4(04h)	00	0	0	Bank 0
LowMem 5(05h)	00	0	0	Bank 1
LowMem 6(06h)	00	0	0	Bank 2
LowMem 7(07h)	00	0	0	Bank 3
LowMem 8(08h)	00	0	0	Module State changed flag
LowMem 9(09h)	00	0	0	Latched VCC3.3Temp Alarm and Warning
LowMem 10(0Ah)	00	0	0	Latched ALX1/2 Alarm and Warning
LowMem 11(0Bh)	00	0	0	Latched Vendor Defined Alarm and Warning
LowMem 12(0Ch)	00	0	0	Reserved
LowMem 13(0Dh)	00	0	0	Custom
LowMem 14(0Eh)	5C	28	0	Internally measured Temperature 1 MSB
LowMem 15(0Fh)	00	0	0	Internally measured Temperature 1 LSB
LowMem 16(10h)	7F	127	1	Internally measured Supply 3.3v MSB
LowMem 17(11h)	06	11	0	Internally measured Supply 3.3v LSB
LowMem 18(12h)	00	0	0	Internally measured ALX1 MSB
LowMem 19(13h)	00	0	0	Internally measured ALX1 LSB
LowMem 20(14h)	00	0	0	Internally measured ALX2 MSB
LowMem 21(15h)	00	0	0	Internally measured ALX2 LSB
LowMem 22(16h)	7F	127	1	Internally measured ALX3 MSB
LowMem 23(17h)	00	0	0	Internally measured ALX3 LSB

Figure 15: Internal Master

Cntrl/Alrm Tab

1. The refresh button gets the Status of the signals at the “Drive” mode and the checkboxes reflect its condition.



Figure 16: Ctrl/Alarm Tab

2. Select “Drive” mode for ResetL and toggle the checkbox, the ResetL signal of the module will be activated or deactivated.
3. Select “Bypass” mode, from Host try to trigger the ResetL signal. Check the analyzer GUI’s status by clicking on “Get” button.
4. Select “Analog Monitor” mode and click on the “Analog Monitor” button of ResetL. The graph displays its DC voltage level from the Host side.



Figure 17: Reading ResetL from the Analog Monitor Window

5. In the “Pull-Up Resistors” Groupbox, click the “Refresh” button, the values displayed are the values of the pullup resistors at the Host.




Figure 18: Pull-Up Resistor Values

CMIS State Machine Test

This analyzer test works for all QSFP and QDD modules that are both CMIS 3.0 and CMIS 4.0 compliant. In CMIS 3.0, the test skips the low power if the configuration is set to high when transitioning from state to state. In CMIS 4.0, the transition passes through the low power configuration to get to high power. The Module State Machine is engaged after module insertion and power on, and thus the test can be started. During the test, different state transitions can be shown and tested by toggling the desired destination state. The Module State Machine is different for devices implementing a paged memory map and those implementing a flat (non-paged) memory map.




Figure 19: Landing Page for State Machine Test

Upon test initialization, the CMIS compliance version is verified and module type is detected. If the latter is not feasible the test will not start.

Paged Memory Modules

If the detected module implements a paged memory map, the diagram below appears and displays the current state of the module and the transition signals.

Toggle another steady state (Reset, ModuleLowPwr, ModuleReady) to switch to it. State and transition signal changes will appear and events will be logged in the logging box. Logged events can be saved to a text file possessing the module serial number and the time the test was done.

If an error occurs while transitioning, the module will be thrown into a “Fault” state. This state can be exited only by resetting the module.




Figure 20: State Machine Test for Paged Memory Modules

Flat Memory Modules

If the detected module implements a flat (non-paged) memory map, the diagram below appears, displaying the current state of the module and the transition signal.

Toggle any of the steady states (Reset or ModuleReady) to switch between them. State and transition signal changes will appear and events will be logged in the logging box. Logged events can be saved to a text file possessing the module serial number and the time the test was done.

If an error occurs while transitioning, the module will be stuck in the transition state until resetting the module or re-initializing the test.





Figure 21: State Machine Test for Flat Memory Modules

Appendix I: Analyzer Card Diagram

multilaneinc.com

Documents / Resources

