




multiLane ML4024 MSA Compliant MCB User Guide

[Home](#) » [multiLane](#) » multiLane ML4024 MSA Compliant MCB User Guide 

multiLane ML4024 MSA Compliant MCB User Guide



Contents

- [1 General description](#)
- [2 ML4024 SFP host test board – Key Features](#)
- [3 Operating Conditions](#)
- [4 Power Supplies](#)
- [5 SFP HW Signaling Pins](#)
- [6 The SFP Graphical User Interface](#)
- [7 Documents / Resources](#)
- [8 Related Posts](#)

General description

SFP28 Host (Small Form Factor 28) MSA Compliant Host board ML4024, is designed to provide an efficient and easy method of programming and testing 28G SFP28 transceivers.

The SFP28 host is designed to simulate an ideal environment for SFP28 transceivers module and cable testing, characterization and manufacturing tests. Its properties make the host board as electrically transparent as possible, allowing for a more accurate assessment of the module's performance.

ML4024 SFP host test board – Key Features

- DUT voltage supply control (3.15V, 3.3V, 3.45V)
- DUT Current Sense
- Superior Signal Integrity Performance Rogers 3003 based PCBs
- Low Insertion Loss
- Temperature Monitor
- Four corner test capability
- Supports 28G interfaces
- TX and RX channels come with matching trace length
- I2C master driven from both on board micro controller or external pin headers
- USB interface
- User friendly GUI for I2C R/W commands and loading custom MSA Memory Maps
- On-board LEDs showing MSA output Alarms states
- On-board buttons/jumpers for MSA input control signals
- .92mm 40GHz edge launch k connectors

Operating Conditions

Recommended Operation Conditions						
Parameter	Symbol	Notes/Conditions	Min	Typ	Max	Units
Operating Temperature	TA		0		85	°C
Supply Voltage	VCC	Main Supply Voltage		3.3		V
Data Rate	Rb	Guaranteed to work at 28 Gbps per lane	0		28	Gbps

LEDs

The LED D1 indicates whether a USB cable is plugged or not.
The other two LEDs, D2 and D4, are used for diagnostic purposes.

- If the green LED, D2, is on: USB is locked and device is recognized by the USB driver.
- If the red LED, D4, is on: USB not connected or USB driver not found.
- If both LEDs are off: Board not powered correctly or firmware is corrupted.

Power Supplies

The board can be powered using a 3.3V external power supply via a female AMP connector, PN: A103942- ND. However, an additional 5V power supply can be used in case the variable VCC (3.15V, 3.3V or 3.45V) feature is needed. In this case, R5 must be populated and R3 must not be populated. **(Figure 1)**




Figure 1: R3 and R5

A current sense is available on the board, and it measures the current draw on the main P3V3 net.

SFP HW Signaling Pins

Hardware alarm pins, hardware control pins and I2C pins can be accessed from the software via USB or through on-board LEDs and pin headers.

Alarms signals

The hardware alarm signals (RX_LOS, MOD_ABS and TX_FAULT) can be accessed from the pin headers as shown in figure 2 or from the LEDs as shown in figure 3.



Figure 2: Alarms pins




Figure 3: Alarms LEDs

Controls signals

The hardware control signals (RATESEL0, RATESEL1 and TXDISABLE) can be accessed using jumpers as shown in figure 4. Note that a jumper needs to be used on HW_CNTRL to release the pins from the microcontroller and enable the access from on board jumpers.





Figure 4: Control pins

I2C pins

The I2C pins SCL and SDA can be accessed via jumpers as shown in figure 5. Note that a jumper needs to be used on HW_I2C to release the pins from the microcontroller and enable the access from on board pin headers.



The SFP Graphical User Interface

Communication Window

This is the main interface used for initial communication with the host.



Figure 6: Communication window

The Initialize button is the application's main entry point, used to establish a connection with the SFP Host board and the Module. Once a USB connection is established, the Host checks if a SFP Module is inserted, and accordingly illuminates the corresponding (Module Found or Module Not Found) LED. And when the USB connection is lost, the USB Error LED is illuminated.

The status box window in the GUI will show any success or failure messages that are being returned as a result of the GUI communicating or attempting to communicate with the hardware.

- Refresh button: checks for connection status, refresh Hardware Readings and updates GUI.
- Pause Monitor button: Pause/Resume monitoring.
- About Us button: shows program information (name, version) and company information.

Note that multiple boards can be connected via USB. The desired board is selected using USB Instance field from the Communication window.

Monitor tab

This tab is the main source of the module status and alarm/warning flags conditions. It shows the current status of a flag, as defined in the SFF-8472.



Figure 7: Monitor tab

The alarms and warnings are defined in slave address A2h, bytes 112, 113, 116 and 117 as below:

112	7	Temp High Alarm		Set when internal temperature exceeds high alarm level. -
	6	Temp Low Alarm		Set when internal temperature is below low alarm level,
	5	Vcc High Alarm		Set when internal supply voltage exceeds high alarm level.
	4	Vcc Low Alarm		Set when internal supply voltage is below low alarm level.
	3	TX Bias High Alarm		Set when TX Bias current exceeds high alarm level.
	2	TX Bias Low Alarm		Set when TX Bias current is below low alarm level
	1	TX Power High Alarm		Set when TX output power exceeds high alarm level.
	0	TX Power Low Alarm		Set when TX output power is below low alarm level
113	7	RX Power High Alarm		Set when Received Power exceeds high alarm level.
	6	RX Power Low Alarm		Set when Received Power is below low alarm level.
	51.	High	Optional Laser Temp Alarm	Set when laser temperature or wavelength exceeds the high alarm level
	4	Optional Laser Temp Low Alarm		Set when laser temperature or wavelength is below the low alarm level.
	3	Optional 'TEC current High Alarm		Set when TEC current exceeds the high alarm level.
	2	Optional TEC current Low Alarm		Set when TEC current is below the low alarm level.
	1	Reserved Alarm		
	0	Reserved Alarm		
116	7	Temp High Warning		Set when internal temperature exceeds high warning level,
	6	Temp Low Warning		Set when internal temperature is below low warning level.
	5	Vcc High Warning		Set when internal supply voltage exceeds high warning level —
	4	Vcc Low Warning		Set when internal supply voltage is below low warning level
	3	TX Bias High Warning		Set when TX Bias current exceeds high warning level.
	2	TX Bias Low Warning		Set when TX Bias current is below low warning level
	1	TX Power High Warning		Set when TX output power exceeds high warning level
	0	TX Power Low Warning		Set when TX output power is below low warning level.
117	7	RX Power High Warning		Set when Received Power exceeds high warning level
	6	RX Power Low Warning		Set when Received Power is below low warning level.

Figure 8: Alarm and warning flag bits (from SFF-8472)

And the following are the A/D values (measurements) [Address A2h, Bytes 96-109]:

A2 Ih	BirtConverte d	Nam*I	Description
analog values. Calibrated 16 bit data.			
96	All	Temperature MSB	Internally measured module temperature
91	All	Temperature LSB	
'48'4 9	AI AN	Vcc MSB	Infernally measured supply voltage in traff5Cerb irr
		Vcc LSB	
1013	All	TX Bears MSB	Internally measured TX Bias Current
101	All	TX Bias LS8	
102	All	TX Power MSB	Measured TX output power.
103	All	TX Power LS8	
1?	AN	RX Power MSB	Measured RX input power
	Alz	RX Power LS8	
		Optional Laser TemptWavelength M SB	Measured laser temperature or wavelength
107	AN	Optional LaserTemp Wavelength LS B	
108	All	Optional TEC current MS8	Measured TEC current (posdive rs cooling)
109	All	Optional TEC CUMIN LSB	

Measurements calculations:

Temp: Internally measured transceiver temperature. Represented as a 16 bit signed twos complement value in increments of 1/256 degrees Celsius, yielding a total range of -128C to +128C. Temperature accuracy is vendor specific but must be better than ± 3 degrees Celsius over specified operating temperature and voltage. (Ref. SFF-8472)

Vcc: Internally measured transceiver supply voltage. Represented as a 16 bit unsigned integer with the voltage defined as the full 16 bit value (0-65535) with LSB equal to 100 uVolt, yielding a total range of 0 to +6.55 Volts. Practical considerations to be defined by transceiver manufacturer will tend to limit the actual bounds of the supply voltage measurement. (Ref. SFF-8472)

Tx Bias: Measured TX bias current in uA. Represented as a 16 bit unsigned integer with the current defined as the full 16 bit value (0-65535) with LSB equal to 2 uA, yielding a total range of 0 to 131 mA. (Ref. SFF8472)

Tx Pwr: Measured TX output power in mW. Represented as a 16 bit unsigned integer with the power defined as the full 16 bit value (0-65535) with LSB equal to 0.1 uW, yielding a total range of 0 to 6.5535 mW (~ -40 to +8.2 dBm). (Ref. SFF-8472)

Rx Pwr: Measured RX received optical power in mW. Value can represent either average received power or OMA

depending upon how bit 3 of byte 92 (A0h) is set. Represented as a 16 bit unsigned integer with the power defined as the full 16 bit value (0-65535) with LSB equal to 0.1 uW, yielding a total range of 0 to 6.5535 mW (~ -40 to +8.2 dBm). (Ref. SFF-8472)

Op Lsr T°: Measured optional laser temperature. The encoding is the same as for transceiver internal temperature defined above (Temp). (Ref. SFF-8472)

Op TEC C: Measured TEC current. The format is signed two's complement with the LSB equal to 0.1 mA. Thus a range from -3276.8 to +3276.7 mA may be reported with a resolution of 0.1 mA. Reported TEC current is a positive number for cooling and a negative number for heating. (Ref. SFF-8472)

SFF8419 tab

This tab shows the Low Speed Electrical Control Contacts.




Figure 10: SFF8419 tab

TX_Fault

Tx_Fault is a module output that when high, indicates that the module transmitter has detected a fault condition related to laser operation or safety. (Ref. SFF-8419)

Mod_ABS

Mod_ABS is connected to VeeT or VeeR in the SFP+ module. It is asserted 'High' when the SFP+ module is physically absent from a host slot. (Ref. SFF-8419)

Rx_LOS

Rx_LOS when high indicates an optical signal level below that specified in the relevant standard. (SFF8419)

Tx_Disable

When Tx_Disable is asserted high or left open, the SFP+ module transmitter output shall be turned off unless the module is a passive cable assembly in which case this signal may be ignored. (Ref. SFF-8419)

RS0/RS1

RS0 and RS1 are module inputs and are pulled low to VeeT with >30 kOhms resistors in the module. RS0 optionally selects the optical receive signaling rate coverage.

RS1 optionally selects the optical transmit signaling rate coverage. (Ref. SFF-8419)

Controls tab

This tab displays the optional status/control bits.



Figure 11: Controls tab

These bits are defined in the SFF8472 in register 110:

110	7	TX Disable State	Digital state of the TX Disable Input Pin Updated 'within 100ms of change on pin. Note: Writing '1' disables laser. See Table 8-7 for enable/disable timing requirements. This bit is 'Off' if the hard TX DISABLE pin value is default enabled unless pulled down by hardware. If Soft TX Disable is not implemented, the transceiver ignores the value of this bit. Default power up value is 0.
	8	Soft TX Disable Select	
	5	RS(1) State	Digital state of SFP input pin ASO } per SFF4079 or RS(1) per SFF-8431. Updated within 100ms of change on pin. See A2h Byte 118. Bit 3 for Soft RS11 Select control information
	4	Rate Select State	Digital state of the SFP Rate Select Input Pin Updated within 100ms of change on pin. Note: This pin is also known as AS(0) in SFF-13079 and RS402 in SFF-8431.
	3	Soft Rate Select State	Read/write bit that allows software rate select control. Writing 'V' selects full bandwidth operation. This bit is 'Off' if with the hard Rate Select. ASK, i or RS(0) pin value. See Table 8-7 for timing requirements. Default at power up is logic zero, unless specifically redefined by value selected in Table 5-6. If Soft Rate Select is not implemented the transceiver ignores the value of this bit. Note: Specific transceiver behavior of this bit are identified in Table 54 and referenced documents See Table 10-1, byte 118. Bit 3 for Soft RS(1) Select.
	2	TX Fault State	Digital state of the TX Fault Output Pin Updated within 100ms of change on pin.
	1	Rx LOS State	Digital state of the RX_LOS Output Pin. Updated within 100ms of change on pin.
	0	Data Ready Bar State	Indicates transceiver has achieved power up and data is ready, Bit returns high until data is ready to be read at which time the device sets the bit low.

Figure 12: Optional Status/Control bits

2C R/W tab

This tab allows the user to read from the memory and write to it.

Monitor SFP 8419 Controls **I2C R/W** Bulk I2C R/W Base ID Extended ID

Slave Address - Memory Page Select

Slave Address

1. Select a slave address

☒ A0h ☐ A2h ☐ Other

A0 h

Memory Location

2. Select a memory page

☒ Page 00 ☐ Page 01 ☐ Page 02 ☐ Other

Page 00

Single byte - I2C Read/Write

Enter register address:

(Dec) ☐ Dec Disp. ☐ Hex Disp.

Enter the value to be written:

(Hex) ☐ Dec Disp. ☐ Hex Disp.

Multi-Byte - Read/Write

From address (Decimal) To address (Decimal)

Address	Value (Hex)

Figure 13: I2C R/W tab

In order to access a register in the memory:

1. Select a slave address from the Slave Address window (by default A0h is selected).
2. Select the desired memory page from the Memory Location window (by default Page00 is selected).
3. Go to Single byte-I2C Read/Write window in case you need to access one register address only, otherwise, discard that window and go to the Multi Byte – Read/Write window.

Note that:

- The Read button reads the memory content of the desired register address(es).
- The Write and Save buttons write the desired register values to the SFP module.

Bulk I2C R/W tab

This tab allows the user to load or save his custom SFP configuration.

Bulk I2C R/W				
Choose addresses to display:				
Slave address A0	Read	Save MSA to File		
	Write to HW	Load MSA from File		
Address	Data (Hex)	Data (Dec)	Data (Ascii)	MSA Description
S.A. A0 Byte 0 (00h)	00	00		Serial ID
S.A. A0 Byte 1 (01h)	00	00		Serial ID
S.A. A0 Byte 2 (02h)	00	00		Serial ID
S.A. A0 Byte 3 (03h)	00	00		Serial ID
S.A. A0 Byte 4 (04h)	00	00		Serial ID
S.A. A0 Byte 5 (05h)	00	00		Serial ID
S.A. A0 Byte 6 (06h)	00	00		Serial ID
S.A. A0 Byte 7 (07h)	00	00		Serial ID
S.A. A0 Byte 8 (08h)	00	00		Serial ID
S.A. A0 Byte 9 (09h)	00	00		Serial ID
S.A. A0 Byte 10 (0Ah)	00	00		Serial ID
S.A. A0 Byte 11 (0Bh)	00	00		Serial ID
S.A. A0 Byte 12 (0Ch)	00	00		Serial ID
S.A. A0 Byte 13 (0Dh)	00	00		Serial ID
S.A. A0 Byte 14 (0Eh)	00	00		Serial ID
S.A. A0 Byte 15 (0Fh)	00	00		Serial ID
S.A. A0 Byte 16 (10h)	00	00		Serial ID

Figure 14: Bulk I2C R/W tab

- Read button: Reads the content of the SFP MSA registers of the selected Slave Address (S.A.) and refreshes the grid.
- Write to HW button: Writes the displayed MSA configuration to the SFP module.
- Save MSA to file button: Saves the current MSA memory to a file using CSV (comma separated values) format.
- Load MSA from file button: Loads MSA values from a file and map it to MSA memory.

Base ID tab

This tab displays the identifiers. It refers to the SFF-8472, and is presented without any modification or change. The targeted information is read from the correspondent registers, calculated or enumerated when required, and presented to the user on the screen (figure 18) in a simple readable ASCII format.

Refresh page

Module Identifier

Ext. Identifier

Connector

Encoding

SR, Nominal

Rate Identifier

Length (SMF, km)

Length (SMF)

Length (SDum)

Length (d2,5um)

Length (OM4 or copper cable)

Length (OM3)

Transceiver

10GE Co-C

10GBase Co-C

ESCON Co-C

SONET Co-C

Ethernet Co-C

Fibre Channel Link Length

Fibre Channel Technology

SFP+ Cable Tech

Fibre Channel Transmission Media

Fibre Channel Speed

Co-C: Compliance Codes

Vendor Name

Vendor OUI

Vendor P/N

Vendor rev

Wavelength

CC_BASE

CC_BASE Calculated

Figure 15: Base ID tab

The check code (CC_BASE) is a one byte code that can be used to verify that the first 64 bytes of two-wire interface information in the SFP is valid. The check code shall be the low order 8 bits of the sum of the contents of all the bytes from byte 0 to byte 62, inclusive.

Extended ID tab

This tab displays link characteristics.

Refresh page

SR, min

SR, max

Vendor SN

Date code

SFF-8472 Compliance

Vendor Specific EEPROM

Diagnostic Monitoring Type

Reserved for legacy diagnostic implementations. Must be '0' for compliance with SFF-8472.

Digital diagnostic monitoring implemented (described in this document). Must be 'Y' for compliance with this document.

Externally calibrated.

Received power measurement type 0 = DMA, 1 = average power.

Address change required.

Option Values

High Power Level Declaration.

Paging Implemented Indicator.

Retimer or CDR Indicator.

Cooled Transceiver Declaration.

Power Level Declaration.

Linear Receiver Output Implemented.

Receiver detection threshold Implemented.

Tunable transmitter technology.

RATE_SELECT functionality is implemented.

TX_DISABLE is implemented and disables the high speed serial output.

TX_FAULT signal implemented.

Loss of Signal Implemented (Signal Detect).

Loss of Signal Implemented (Rx_LDS).

Bit value is 0

Bit value is 1

Enhanced Options

Optional Alarm/warning flags implemented for all monitored quantities.

Optional soft TX_DISABLE control and monitoring implemented.

Optional soft TX_FAULT monitoring implemented.

Optional soft RATE_SELECT control and monitoring implemented.

Optional soft RX_LDS monitoring implemented.

Optional Application-Specific control implemented per SFF-8479.

Optional soft Rate Select control implemented per SFF-8431.

CC_EXT

CC_EXT Calculated

Figure 16: Extended ID tab


The check code (CC_EXT) is a one byte code that can be used to verify that the first 32 bytes of extended two-wire interface information in the SFP is valid. The check code shall be the low order 8 bits of the sum of the contents of all the bytes from byte 64 to byte 94, inclusive.

Revision History

Revision number	Description	Date
0.1	Preliminary	29/09/2015
0.2	Added power cable connector name	05/11/2015
0.3	Added USB instance	24/08/2016
0.4	Typo	12/10/2016
0.5	Updated ML4024 picture	05/09/2017



Documents / Resources

	<p>multiLane ML4024 MSA Compliant MCB [pdf] User Guide ML4024 MSA Compliant MCB, ML4024, MSA Compliant MCB, Compliant MCB</p>
--	---