

Microsemi IGLOO2 HPMS AHB Bus Matrix Configuration User Guide

[Home](#) » [Microsemi](#) » Microsemi IGLOO2 HPMS AHB Bus Matrix Configuration User Guide 



Contents

- [1 Introduction](#)
- [2 Configuration Options](#)
- [3 Product Support](#)
- [4 Documents / Resources](#)
 - [4.1 References](#)
- [5 Related Posts](#)

Introduction

The IGLOO2 System Builder automatically configures the memory mapping for you based on your selections of the memory to be used in the design. No user configuration of memory mapping is necessary. You can use the HPMS AHB Bus Matrix configurator to configure the arbitration schemes. To configure the AHB Bus Matrix access options, use the Security tab in the System Builder (as shown in Figure 1).



Figure 1 • Security Tab in IGLOO2 System Builder

The values entered in the configurator will be loaded in the SYSREG block at power up or when the DEVRST_N external pad is asserted/de-asserted.

In this document we provide a brief description of these options. For more details please refer to the [Microsemi IGLOO2 Silicon User's Guides](#).

Configuration Options

Arbitration

Each of the slave devices on the AHB bus matrix contains an arbiter. Arbitration is done at two levels. At the first level, the fixed higher priority masters are evaluated for any access request to the slave. At the second level, the remaining busses are evaluated in round robin fashion for any access request to the slave.

Note that you can override the arbitration scheme dynamically in their run-time code on the fly. The following slave arbitration configuration parameters are user programmable registers in the SYSREG block.

You can configure the following parameters from the HPMS AHB Bus Matrix tab of HPMS Options.

- Programmable weight – MASTER_WEIGHT0_CR and MASTER_WEIGHT1_CR are 5-bit programmable registers located in the SYSREG block that define the number of consecutive transfers the weighted master can perform without being interrupted by a fixed priority master, or before moving onto the next master in the WRR cycle. The Round Robin Weight for each of the Masters is user-configurable for values between 1 and 32. The Default is 1 (Figure 1-1).

Arbitration

Round Robin Weight for FIC_0 Master

Round Robin Weight for FIC_1 Master

Round Robin Weight for PDMA Master

Round Robin Weight for HPDMA Master

Fixed Priority Master Maximum Latency

eSRAM_0 Access Maximum Latency Bus Cycles

eSRAM_1 Access Maximum Latency Bus Cycles

Figure 1-1 • Programmable Weight Configuration

- Programmable slave maximum latency – Slave maximum latency, ESRAM_MAX_LAT are 3-bit programmable registers located in the SYSREG block that decides the peak wait time for a fixed priority master arbitrating for eSRAM access while the WRR master is accessing the slave. After the defined latency period, the WRR master must re-arbitrate for slave access. Slave maximum latency can be configurable from 1 to 8 clock cycles (8 by default). ESRAM_MAX_LAT is only supported for fixed priority masters addressing eSRAM slaves; it has no effect on WRR masters. The system designer can use this feature to ensure the processor latency for accesses to eSRAM is limited to a defined number of clock cycles. This is to facilitate limiting the ISR latency for real-time-critical functions (Figure 1-2).



Fixed Priority Master Maximum Latency

eSRAM_0 Access Maximum Latency Bus Cycles 8

eSRAM_1 Access Maximum Latency Bus Cycles 8

Figure 1-2 • Programmable Slave Maximum Latency Configuration

Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060

From the rest of the world, call 650.318.4460

Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

Visit the Customer Support website (www.microsemi.com/soc/support/search/default.aspx) for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the website.

Website

You can browse a variety of technical and non-technical information on the SoC home page, at www.microsemi.com/soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance.

We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.

My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email

(soc_tech@microsemi.com) or contact a local sales office. Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select Yes in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.


Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
5-02-00480-0/07.13

Documents / Resources

	<p>Microsemi IGLOO2 HPMS AHB Bus Matrix Configuration [pdf] User Guide IGLOO2 HPMS AHB Bus Matrix Configuration, IGLOO2, HPMS AHB Bus Matrix Configuration, Matrix Configuration</p>
---	--

References

- [Microsemi | Semiconductor & System Solutions | Power Matters](#)
- [IGLOO® 2 FPGAs | Microchip Technology](#)
- [Libero® SoC Design Suite Versions 2023.1 to 12.0 | Microchip Technology](#)
- [Libero® SoC Design Suite Versions 2023.1 to 12.0 | Microchip Technology](#)
- [Libero® SoC Design Suite Versions 2022.3 to 12.0 | Microchip Technology](#)
- [Libero® SoC Design Suite Versions 2023.1 to 12.0 | Microchip Technology](#)
- [Libero® SoC Design Suite Versions 2023.1 to 12.0 | Microchip Technology](#)
- [Libero® SoC Design Suite Versions 2022.3 to 12.0 | Microchip Technology](#)