

MICROCHIP Xilinx Spartan 6 Example Conversion User Guide


[Home](#) » [MICROCHIP](#) » MICROCHIP Xilinx Spartan 6 Example Conversion User Guide 

Contents

- [1 MICROCHIP Xilinx Spartan 6 Example Conversion](#)
- [2 Create Libero® SoC Design Suite Project](#)
- [3 Continued](#)
- [4 Create Shim](#)
 - [4.1 Update Design Hierarchy](#)
- [5 Constraints](#)
 - [5.1 Create Derived Constraints“](#)
- [6 Assign Pins](#)
 - [6.1 Implement Design](#)
- [7 Documents / Resources](#)
 - [7.1 References](#)
- [8 Related Posts](#)




MICROCHIP Xilinx Spartan 6 Example Conversion



Create Libero® SoC Design Suite Project

Place conversion-script into ISE® project directory

```
python conv_xise_1v0.py -t <arch> <design>.xise
```



```
Command Prompt
C:\demo\conversion\ise_logic_design>python conv_xise_1v0.py -t M2GL ise_logic_design.xise


Successfully wrote "ise_logic_design_G4.tcl".

To use open Libero SoC and go for the Menu "Project/Execute Script..." to create the project.
If you have not adapted the target-FPGA please do so in the Libero SoC Project.


[IMPORTANT:
Please read the log-file ise_logic_design.log in the ISE-directory.

This file lists which files have been brought into the Libero SoC project
and which need to be taken care MANUALLY, e.g. your IP-files from CoreGen.
c:\demo\conversion\ise_logic_design>
```

Open Libero SoC Design Suite and run created TCL-script



Project is created but missing:



- **IP:** BlockRAM, my_clocks
- **Architectural base-blocks:** bufg

Continued

Supported target architectures for conversion


- **MPFS:** PolarFire® SoC
- **MPF:** PolarFire FPGA
- **M2S:** SmartFusion®2
- **M2GL:** IGLOO®2
- **AGL:** IGLOO
- **A3P:** ProASIC®3

IGLOO and ProASIC3 devices require Libero SoC version 11.9 or earlier

Other architectures supported in latest version of Libero SoC

Replace PLLs and DCMs

- Select IP catalog in Libero ® SoC Design Suite



- Create Clock Conditioning Circuit (CCC) for required frequencies
- Choose Advanced“ tab for reset

Replace Individual Clock Buffers

Designs often contain instantiated clock buffers (BUFG)

```
27 L
28 --library UNISIM;
29 --use UNISIM.VComponents.all;
30
31 library smartfusion2;
32 use smartfusion2.all;
33
77 begin
78   --main_clocks : my_clocks
79   --port map(-- Clock in ports
80     --CLK_IN1 => CLK_50M,
81     -- Clock out ports
82     --CLK_100M => CLK_100M_o,
83     --CLK_50M => CLK_50M_o,
84     -- Status and control signals
85     --RESET => RESET;
86     --LOCKED => LOCKED);
87
88   main_clocks: F0CCO port map(
89     PLL_ARST_N => not RESET,
90     PLL_POWERDOWN_N => '1',
91     CLK0_PAD => CLK_50M,
92     GLO => CLK_100M_o,
93     GLO1 => CLK_50M_o,
94     LOCK => LOCKED);
95
96   --side_clk: BUFG port map(
97     --I=> CLK_50M_a,
98     --O=> CLK_50M_ind_o
99   );
100
101   side_clk: CLKINT port map(
102     A => CLK_50M_a,
103     Y => CLK_50M_ind_o
104   );
105 end;
```

- Vendor specific libraries
- Unisim => smartfusion, smartfusion2,polarfire


Change of instantiations

- BUFG => CLKINT

Documentation: Macro Library Guide

- SmartFusion®, IGLOO® and ProASIC®3
- SmartFusion2 and IGLOO2
- PolarFire®

Replace Block RAM



- Create new LSRAM from IP catalog
- Configure LSRAM


Create Shim

- Take existing port map of Block RAM

```
62  [ ]
63  [ ]
64
65
66
67
68
69
70
71
72
73
74
75
76
77

COMPONENT BlockRAM
PORT (
    clka : IN STD_LOGIC;
    ena : IN STD_LOGIC;
    wea : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    addra : IN STD_LOGIC_VECTOR(10 DOWNTO 0);
    dina : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    douta : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    clkb : IN STD_LOGIC;
    enb : IN STD_LOGIC;
    web : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    addrb : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
    dinb : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
    doutb : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
);
END COMPONENT;
```


- Create new HDL file



- Adapt port map of shim

Instantiate LSRAM into Shim

- Take entity declaration from IP file




- Connect shim ports with instance

Update Design Hierarchy


Click Build Hierarchy“

Integration of sources under root design




Correct errors in HDL

```
Reading file 'C:\demo\conversion\ise_logic_design_libero\hdl\ise_logic_top.vhd'.
Reading file 'C:\demo\conversion\ise_logic_design_libero\stimulus\
tb_ise_logic_top.vhd'.
The following file(s) have syntax errors:
Error:syntax error near ')': C:/demo/conversion/ise_logic_design_libero/hdl/
BlockRAM.vhd(75)
```




Run synthesis

- Correct potential typos reported by tools



Constraints

Double click Manage Constraints“





Enter timing constraints

Create Derived Constraints“

Derived constraints:

- Take PLL functionality (multiply/phase shift)
- Constraints “b ehind“ clock modification



Click on “Derive Constraints”

- Populates additional SDC file

Constrain clock domain crossings




Assign Pins

- Constraints manager




- Pin assignment via table




- Pin assignment via package

Implement Design

- Place and route design



- Check timing and do timing closure
(set_false_path on clock domain)



- Create bitstream

Done

Enjoy longevity of your new FPGA design

2022 Microchip Technology Inc. and its subsidiaries

Documents / Resources

	MICROCHIP Xilinx Spartan 6 Example Conversion [pdf] User Guide Xilinx Spartan 6 Example Conversion, Xilinx, Spartan 6 Example Conversion, Example Conversion
---	--

References

- [microsemi.com/document-portal/doc_download/1245848-smartfusion2-and-igloo2-macro-library-guide-for-libero-soc-v2021-2](https://www.microsemi.com/document-portal/doc_download/1245848-smartfusion2-and-igloo2-macro-library-guide-for-libero-soc-v2021-2)
- [microsemi.com/document-portal/doc_download/130887-igloo-proasic3-smartfusion-and-fusion-macro-library-guide-for-software-v10-1](https://www.microsemi.com/document-portal/doc_download/130887-igloo-proasic3-smartfusion-and-fusion-macro-library-guide-for-software-v10-1)
- [microsemi.com/document-portal/doc_download/136918-polarfire-fpga-macro-library-guide](https://www.microsemi.com/document-portal/doc_download/136918-polarfire-fpga-macro-library-guide)