



# MICROCHIP v2024.2 Libero SoC Design Suite User Guide

[Home](#) » [MICROCHIP](#) » MICROCHIP v2024.2 Libero SoC Design Suite User Guide 

## Contents

- [1 v2024.2 Libero SoC Design Suite](#)
- [2 Introduction \(\[Ask a Question\]\(#\)\)](#)
- [3 Netlist Viewer Windows \(\[Ask a Question\]\(#\)\)](#)
- [4 Documents / Resources](#)
  - [4.1 References](#)

## v2024.2 Libero SoC Design Suite



## Introduction ([Ask a Question](#))

As Field Programmable Gate Array (FPGA) designs grow in size and complexity, it has become essential for FPGA designers to traverse the netlist to analyze their designs. The Microchip Netlist Viewer is a graphical representation of the design netlist that displays different views for the different stages of the design process.

Supported Families and Platforms ([Ask a Question](#))

The Netlist Viewer supports SmartFusion<sup>®</sup> 2, IGLOO<sup>®</sup> 2, RTG4<sup>™</sup>, PolarFire<sup>®</sup>, and PolarFire SoC family devices and runs on Windows<sup>®</sup> and Linux<sup>®</sup> systems.

 **Important:** Depending on the device selected, some user interface elements such as icons, options, tabs, and dialog boxes may vary slightly in appearance and/or content. Basic Netlist Viewer functionality remains the same, regardless of the device chosen. In this user guide, a PolarFire device is used in the example figures.

### Views ([Ask a Question](#))

The Netlist Viewer is a Graphical User Interface (GUI) that displays different views for the different stages of the design process:

- Register Transfer Level (RTL) Netlist view—shows how the Verilog code appears in design format.

Using this view, you can confirm whether software implemented the correct logic. Cross probing between this view and the HDL code aids in troubleshooting when the design does not work as desired.

- Hierarchical Post-Synthesis view—hierarchical view of the netlist after synthesis and after technology mapping to the Microchip FPGA technology.
- Flat Post-Compile Netlist view—a flattened netlist after synthesis, technology mapping and further optimization based on the Design Rules Check (DRC) rules of the device family and/or die.
- Flat Post-Compile Cone view—loads the same netlist as the Flat Post-Compile view, but does not initially draw anything on the canvas. Important parts of the design can be added to the canvas from the tree or from the existing items in the view. This view opens much more quickly than the Flat Post-Compile view. It allows you to load only the parts of the design you are interested in. This view is well-suited for use with large designs. This view is not available for all families.

Figure 2-1. Netlist Viewer—RTL View




Figure 2-2. Netlist Viewer—Hierarchical Post-Synthesis View






Figure 2-3. Netlist Viewer—Flat Post-Compile View



**Important:** A progress bar indicates that the flattened netlist is being loaded. For a large netlist, the loading may incur some runtime penalty. A Cancel button is available to cancel the loading.

Figure 2-4. Netlist Viewer—Flat Post-Compile Cone View




## Invocation ([Ask a Question](#))

The standalone Netlist Viewer is available for invocation in the Design Flow window. To open the standalone Netlist Viewer in the Flow window, perform one of the following steps:

- Double click Netlist Viewer in the Design Flow window
- Right click Netlist Viewer and select Open Interactively

Figure 3-1. Netlist Viewer Invocation—Design Flow Window



When Netlist Viewer opens, it makes available for loading and viewing the following views of the netlist:

- RTL—available after design capture/design generation
- Hierarchical Post-Synthesis—available after Synthesis
- Flat Post-Compile—available after Synthesis or Place and Route. If after Place and Route, the Netlist Viewer loads the Flat Post-Compile view to reflect the netlist generated after Place and Route.
- Flat Post-Compile Cone—available after Synthesis or Place and Route. If after Place and Route, the Netlist Viewer loads the Flat Post-Compile view to reflect the netlist generated after Place and

Route. This view does not display any netlist on the canvas until an instance from the design tree is selected and loaded. This view allows you to load in a special area of the design in which you are interested. It also cuts down the runtime.

## Netlist Viewer Windows ([Ask a Question](#))

When the standalone Netlist Viewer opens, no netlist views are loaded. The Start Page shows the netlist views that can be opened for viewing.

The Netlist Viewer User Guide is available from the Design Flow window (Netlist Viewer > Help > Netlist Viewer User Guide) and also from the Help menu (Help > Reference Manuals).

### 4.1 Opening a View ([Ask a Question](#))

Click any of the following views at the top-left corner to load the netlist into the Netlist Viewer for viewing:

- RTL view—pre-synthesis RTL netlist is drawn in the view
- Hierarchical Post-Synthesis view—post-synthesis netlist is drawn in the view

**Note:** The Hierarchical Post-Synthesis view is not available if synthesis is disabled in the design flow (Project >

Project Settings > Design Flow > Enable Synthesis is unchecked).

- Flat Post-Compile view—flattened post-compile netlist is drawn in the view
- Flat Post-Compile Cone view—no netlist is drawn until design objects are added to the view


Figure 4-1. Netlist Viewer on Start Up



**Important:**

- When you open netlist views for the first time in the Netlist Viewer, they load into system memory, where they remain until the Netlist Viewer exits. For very large designs, loading the netlist for the first time may take some time. A pop-up window reports the status of the loading process.
- The Flat Post-Compile Cone view takes very little runtime because no netlist is drawn when this view is first loaded. This view does not display a netlist until instances from the design tree are selected and loaded.

Figure 4-2. Loading New View Popup Window




After the netlist views open for the first time, they load into system memory, making them available almost immediately in the Netlist Viewer.

**4.1.1 Displaying the Flat Post-Compile Cone View ([Ask a Question](#))**

When the Flat Post-Compile Cone view has finished loading, unlike the other three views, nothing is drawn in the canvas.

Figure 4-3. Flat Post-Compile Cone View when Loaded—No Design Object Added




This view is useful when a small or critical part of a very large design needs to be examined. Design objects that can be selected for display in this view include:

- Nets

- Ports
- Macros
- Components

To display design objects in the Flat Post-Compiled Cone view, right click the design object (Nets, Macro, Ports, or Component) in the Design Tree and select Load Selection. The design object is added to the view. Opening a design in the Flat Post-Compile view may incur a runtime penalty. This cone view loads the same AFL netlist source file as the Flat Post-Compile view. However, this cone view, unlike the Flat Post-Compile view, draws nothing until you select a part of the design you want to display. This reduces the runtime penalty associated with drawing a large netlist for display.

Figure 4-4. Flat Post-Compile Cone View—Design Objects Added




#### 4.1.1.1 Adding a Net ([Ask a Question](#))

Right click a net in the Design Tree and select Load Selection to add a net to the view. Adding a net to the view adds a solid line net to the view (unless you cancel early), including all the instances and ports the net is connected to. The added net is selected in the view.

Nets that span multiple pages can be followed through the right click menu item Follow Net to Page# to go to different pages that the net is on.


Figure 4-5. Net Added to View — Solid Line



#### 4.1.1.2 Adding a Macro ([Ask a Question](#))

A macro is a basic low-level design object from the Macro Library in the Catalog. Right click a macro in the Design Tree and select Load Selection to add a macro. Adding a macro adds the instance with its connected nets to the view. The connected nets are always dashed yellow lines, even if they are not connected to any logic outside the view. Double clicking the net adds connections (if any) and turns the net from a dashed line to a solid line. A solid line for a net indicates that it is a user-added net.

Figure 4-6. CFG4 Macro Added



#### 4.1.1.3 Adding a Port ([Ask a Question](#))


To add a port to the view, right click a port in the Design Tree and select Load Selection. Adding a port to the view is the same as adding a net connected to the port.

#### 4.1.1.4 Adding a Component ([Ask a Question](#))

Right click a component in the Design Tree and select Load Selection to add a component to the view. Adding a component to the view is the same as selecting all lower level macros and adding them to the view. The added macros are selected.

**Important:** To save runtime for very large components with many low level macros, the macros are added, but cannot be selected.

Figure 4-7. Component Added



#### 4.1.1.5 Load/Driver Display ([Ask a Question](#))

Design objects can also be added to the view through the right click menu to add load/driver. This action adds any instances at the different logical levels.

#### 4.2 Closing a View ([Ask a Question](#))


To close the opened view, click an opened view at the top of the Netlist Viewer. A closed view stays in system memory as long as the Netlist Viewer remains open. Opening the same netlist view at a later time does not incur runtime penalty, as no loading is required.

#### 4.3 Netlist Viewer Windows ([Ask a Question](#))

When the Netlist Viewer opens, it displays three windows by default.

- Design Tree window displays the design hierarchy from the top level.
- Canvas window displays the netlist views.
- Log window displays messages, warnings, info, and so on.

Figure 4-8. Netlist Viewer Windows



#### 4.4 Design Tree Window (Ask a Question)

The Design Tree window displays the design hierarchy from the top level. By default, when the Netlist Viewer opens, it displays the Design Tree window.

**Important:** The Design Tree window is displayed by default when the Netlist Viewer opens. Hiding the Design Tree view will leave more display area for the Canvas view. To get a bigger display area for the canvas view, hide the Design Tree window (Netlist Viewer > Windows and uncheck Show Tree)


The Design Tree window displays:

- Nets (<integer>)—number in brackets is the total number of nets at the top level
- Ports (<integer>)—number in brackets is the total number of ports at the top level
- Design components under the top level—each component can be collapsed or expanded to expose
  - Nets—total number of nets at the component level
  - Ports—total number of ports at the component level
  - Subcomponents inside the component
- Fanout Values (Nets)—when two numbers are displayed in the bracket, the first number is the fanout of the net at the local level (of hierarchy) and the second number is the fanout of the net at the global level. As an example, net\_xyz (fanout: 1,3) means the net goes down the levels of hierarchy to three different pins (global fanout 3) and is not connected to any other pins at the current level (local fanout 1).
- Primitives—primitives refer to macros and low-level design objects and can appear in the top level or component level.

The design tree is different with different netlist views. For the Flat Post-Compile view, the design tree displays a much larger number of nets than the RTL view or Hierarchical Post-Synthesis view, because the netlist is flattened in the Post-Compile view and all nets are counted. The nets in the Flat Post-Compile view, unlike the RTL view or the Hierarchical Post-Synthesis view, shows only one value for fanout (global fanout) because it is a flattened view (no hierarchy).

For nets that are part of a NetBundle, the NetBundle name is followed by a number in parentheses that indicates the total number of nets in the NetBundle.

Figure 4-9. Design Tree Window




#### 4.4.1 Filter ([Ask a Question](#))

The display of design objects in this view can be filtered based on:

- Ports—displays all ports only, including component level ports.
- Nets—displays all nets only, including component level nets.
- Instances—displays all instances only, including component level instances.
- Modules—displays all modules only.
- Filter All—displays all design objects only.
- Use Wildcard Filter
- Use Match Filter
- Use Regular Expressions

Click the Filter button at the top-right corner of the Design view to filter design objects.



#### 4.4.2 Interoperability Between Windows and Views ([Ask a Question](#))

When a design object such as a net, an instance or a port is selected in the Design Tree window, the object is selected in the different netlist views. The reverse is also true. An object selected in one netlist view window is also selected in the Design Tree window and other netlist views.

Interoperability works only when the Toggle Cross-probing icon is enabled.

#### 4.5 Canvas Window ([Ask a Question](#))

The Canvas Window displays the:

- RTL view
- Hierarchical Post-Synthesis view
- Flat Post-Compile view

- Flat Post-Compile Cone view
- Cones view
- Opened HDL files (not available in the Flat Post-Compile view)
- Start Page—when no netlist views are opened

When a view is opened, a view tab is added across the top of the Canvas window for ease of switching between views.





Figure 4-10. Turn on/off Design Tree Window and Log Window




Figure 4-11. Canvas Window




Figure 4-12. Log Window




Figure 4-13. Status Bar





## Documents / Resources

	<p><a href="#">MICROCHIP v2024.2 Libero SoC Design Suite</a> [pdf] User Guide v2024.2, 12.0, v2024.2 Libero SoC Design Suite, v2024.2, Libero SoC Design Suite, SoC Design Suite, Design Suite, Suite</p>
---	---

## References

- [Empowering Innovation | Microchip Technology](#)
- [Empowering Innovation | Microchip Technology](#)
- [Design Help and Other Services | Microchip Technology](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-089A859C-0D5C-4D76-846F-262A59D34B7E&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](https://microchipsupport.force.com/s/newcase?pub_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub_lang=en-US&pub_ver=15&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-089A859C-0D5C-4D76-846F-262A59D34B7E&cover_title=Netlist%20Viewer%20User%20Guide&tech_supp)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-11374914-D42B-4D75-BAF6-5D1372DF3213&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](https://microchipsupport.force.com/s/newcase?pub_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub_lang=en-US&pub_ver=15&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-11374914-D42B-4D75-BAF6-5D1372DF3213&cover_title=Netlist%20Viewer%20User%20Guide&tech_supp)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-173E7BD7-4EFB-4C93-86E9-B1A34C8B9AED&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](https://microchipsupport.force.com/s/newcase?pub_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub_lang=en-US&pub_ver=15&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-173E7BD7-4EFB-4C93-86E9-B1A34C8B9AED&cover_title=Netlist%20Viewer%20User%20Guide&tech_supp)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-217C22C8-D95A-4EEA-940F-558A60E1DAEA&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](https://microchipsupport.force.com/s/newcase?pub_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub_lang=en-US&pub_ver=15&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-217C22C8-D95A-4EEA-940F-558A60E1DAEA&cover_title=Netlist%20Viewer%20User%20Guide&tech_supp)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-25CF957D-ECB7-4D6C-A345-2896EE5158E3&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](https://microchipsupport.force.com/s/newcase?pub_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub_lang=en-US&pub_ver=15&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-25CF957D-ECB7-4D6C-A345-2896EE5158E3&cover_title=Netlist%20Viewer%20User%20Guide&tech_supp)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-29F3E93D-3ECA-4F8B-9478-64D63D5F1873&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](https://microchipsupport.force.com/s/newcase?pub_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub_lang=en-US&pub_ver=15&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-29F3E93D-3ECA-4F8B-9478-64D63D5F1873&cover_title=Netlist%20Viewer%20User%20Guide&tech_supp)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-30D775AD-ED75-4835-81B5-](https://microchipsupport.force.com/s/newcase?pub_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub_lang=en-US&pub_ver=15&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-30D775AD-ED75-4835-81B5-)

[C7B252DB402A&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)

- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-3AF4180E-40BA-47D5-817E-C933DB745065&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-52EA9998-28FF-47F4-8054-E144CA8A6FFF&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-5A23C0ED-41A2-493E-8F1F-55DBC5F59BAC6&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-666E6536-C485-4F20-B0BD-0FA899354C5B&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-80DB5F63-8DB1-4636-911E-9392C7DD36A4&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-82317F9F-F890-4EED-815C-3B4CE17732A1&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-9ACCAE24-EEF9-4F16-813A-1666DAAD20F2&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-D4EF6E56-F3B0-4BCF-B9E3-49A4315CF7FE&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-D94007C1-0B6E-4334-ADEB-CFEBF4720193&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-E44AA904-298D-4E75-882E-7F6163355062&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-EEEB345A-AD02-40D0-9D54-](#)

[C8FA2BB5A121&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)

- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-7C3ADAFB-B474-4069-88D7-3CBAF54871B2&pub\\_lang=en-US&pub\\_ver=15&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-F1CA73AE-851B-462A-B740-588FC80F85D7&cover\\_title=Netlist%20Viewer%20User%20Guide&tech\\_supp](#)
- [Empowering Innovation | Microchip Technology](#)
- [Empowering Innovation | Microchip Technology](#)
- [Client Support Services | Microchip Technology](#)
- [User Manual](#)

[Manuals+](#), [Privacy Policy](#)

This website is an independent publication and is neither affiliated with nor endorsed by any of the trademark owners. The "Bluetooth®" word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. The "Wi-Fi®" word mark and logos are registered trademarks owned by the Wi-Fi Alliance. Any use of these marks on this website does not imply any affiliation with or endorsement.