



MICROCHIP MPFS250T CoreSmartBERT Core Provides A Broad Based Evaluation User Guide

[Home](#) » [MICROCHIP](#) » MICROCHIP MPFS250T CoreSmartBERT Core Provides A Broad Based Evaluation User Guide 

Contents

- [1 MICROCHIP MPFS250T CoreSmartBERT Core Provides A Broad-Based Evaluation](#)
- [2 Product Information](#)
- [3 Product Usage Instructions](#)
- [4 Introduction](#)
- [5 Features](#)
- [6 Device Utilization and Performance](#)
- [7 Functional Description](#)
- [8 Implementation of IP Core in Libero Design Suite
 - \[8.1 Running Place-and-Route in Libero SoC \\(Ask a Question\\)\]\(#\)](#)
- [9 CoreSmartBERT Register Summary](#)
- [10 CoreSmartBERT Additional References](#)
- [11 Resolved Issues](#)
- [12 Revision History
 - \[12.1 Microchip Information\]\(#\)](#)
- [13 Customer Support
 - \[13.1 Legal Notice\]\(#\)](#)
- [14 Worldwide Sales and Service](#)
- [15 Documents / Resources
 - \[15.1 References\]\(#\)](#)
- [16 Related Posts](#)



MICROCHIP MPFS250T CoreSmartBERT Core Provides A Broad-Based Evaluation



Product Information

Specifications

- **Core Version:** CoreSmartBERT v2.10
- **Supported Tool Flow:** N/A
- **Licensing:** No license required. Complete Verilog RTL source code provided.
- **Features:**
 - Device Utilization and Performance

Device Utilization and Performance

The CoreSmartBERT IP core is designed to be used with Field Programmable Gate Array (FPGA) devices. The following FPGA device families are supported:

Family	Device	LUTs	DFF	Logic Elements	Performance (MHz)
PolarFire	MPFS250T	2860	1082	3050	125
PolarFire	MPF300T	2860	1082	3050	125

Product Usage Instructions

Functional Description

- The CoreSmartBERT IP core is designed to add test features for the transceiver, allowing the end user to evaluate the Physical
- Media Attachment (PMA) functionality of the transceiver on a board.
- The SmartDebug tool interfaces with this core, providing an interactive Graphical User Interface (GUI) control.

Implementation of IP Core in Libero Design Suite

To implement the CoreSmartBERT IP core in the Libero Design Suite, follow these steps:

1. Open the Libero Design Suite.
2. Select the project where you want to implement the IP core.
3. Import the CoreSmartBERT IP core into the project.
4. Configure the IP core settings according to your requirements.
5. Generate the necessary output files for synthesis and implementation.
6. Proceed with synthesis and implementation using the generated files.

CoreSmartBERT Register Summary

The CoreSmartBERT IP core includes various registers for configuration and control. The register summary is as follows:

- SLE_DEBUG Macro: This register provides debug information and control options for the CoreSmartBERT IP core.

CoreSmartBERT Additional References

For additional references and information on CoreSmartBERT, refer to the following:

- CoreSmartBERT Known Issues Workarounds: This document provides workarounds for known issues related to CoreSmartBERT.

FAQ

Q: Is a license required for CoreSmartBERT?

- A: No, CoreSmartBERT does not require any license.

Q: What version of CoreSmartBERT does this user guide apply to?

- A: This user guide applies to CoreSmartBERT v2.10.

Q: What FPGA device families are supported by CoreSmartBERT?

- A: CoreSmartBERT supports the PolarFire FPGA device families, specifically MPFS250T and MPF300T.

Q: What is the purpose of the SmartDebug tool?

- A: The SmartDebug tool interfaces with the CoreSmartBERT IP core and provides an interactive GUI control for the user.

Introduction

(Ask a Question)

- The CoreSmartBERT core provides a broad-based evaluation and demonstration platform for PolarFire® and PolarFire SoC transceivers. CoreSmartBERT is configurable to use different transceivers, clocking topologies, line rates, and reference clock rates.
- Data pattern generators and checkers are included for each transceiver, giving several different Pseudo Random Binary Sequences (PRBS) (27, 29, 223, and 231). The pattern generator sends data out through the transmitter. The pattern checker accepts data through the receiver and checks it against an internally generated pattern. These patterns are optimized for the logic width that has been selected at run time. SmartDebug provides the user interface to this core.
- This user guide provides information on the CoreSmartBERT IP core and the features it supports.
- The purpose of this IP core is to add more test features for the transceiver so that the end user can evaluate the Physical Media Attachment (PMA) functionality of the transceiver on a board.
- The SmartDebug tool interfaces with this core, which allows the user to have an interactive Graphical User Interface (GUI) control.

Summary

Core Version	This document applies to CoreSmartBERT v2.10.
Supported Device Families	PolarFire® and PolarFire SoC
Supported Tool Flow	Requires Libero® SoC v12.6 or later releases.
Licensing	CoreSmartBERT does not require any license. Complete Verilog RTL source code is provided for the core and testbench.

Features

CoreSmartBERT has the following features:

- Supports PolarFire and PolarFire SoC Transceiver built-in PRBS Generator or Checker
- Generates a List of Patterns
- Inserts an Error into the Transmit Pattern
- Checking of Errors in the Receive Pattern
- Instantiating the Pattern Functionality Several Times to Support Multiple Lanes Simultaneously

Device Utilization and Performance

(Ask a Question)

The following Field Programmable Gate Array (FPGA) device families implement CoreSmartBERT. The following table lists the summary of the implementation date for CoreSmartBERT.

Table 1. CoreSmartBERT Utilization

Device Details		Resources			Performance (MHz)
Family	Device	LUTs	DFF	Logic Elements	
PolarFire® SoC	MPFS250T	2860	1082	3050	125
PolarFire	MPF300T	2860	1082	3050	125




Important: We get the data in the preceding table using typical synthesis and layout settings: CDR reference clock source as Dedicated and unchanged other configurator values.

Functional Description

(Ask a Question)

- CoreSmartBERT includes the transceiver, which interfaces with the SmartDEBUG tool through a user control GUI, to run the hardened PRBS generator and checkers.
- It also has fabric pattern generators and checkers with more features (for example, error injection) than the ones included in a transceiver. The following figure shows the block diagram of CoreSmartBERT.

Figure 1-1. CoreSmartBERT Block Diagram



CoreSmartBERT IP consists of the following blocks:

- TX Pattern Gen This transmitter block generates the following pattern:
 - PRBS 7, 9, 23, 31 with error insertion logic
- RX Pattern CHK The receiver block checks the following patterns:
 - PRBS 7, 9, 23, 31
- Transceiver The transceiver is PolarFire/PolarFire SoC's transceiver macro in Physical Media Attachment (PMA) mode.
- PRBS Pseudo Random Binary Sequence (PRBS) test patterns generate deterministic sequences with the properties of highly random signals, for example: white noise.
- CoreSmartBERT supports the built-in PRBS pattern generators and checkers in the transceiver and adds support for the fabric PRBS pattern generators and checkers with the ability to inject errors into the transmitter path.

These include support for the following:

- PRBS 7
- PRBS 9
- PRBS 23
- PRBS 31

Smart Debug Tool

- The transceiver is PolarFire/PolarFire SoC's transceiver macro in Physical Media Attachment (PMA) mode. SmartDebug provides the user interface to control the CoreSmartBERT core to use its features.

SmartDebug has the following capabilities:

- Ability to control CoreSmartBERT and have the signal integrity controls on the screen at the same time
- Automatic detection of the presence of CoreSmartBERT in the design
- Ability to select the particular transceiver lane associated with CoreSmartBERT
- Availability of several pattern options
- An ability to enable to start of the pattern transmitter
- An ability to enable to start of the pattern receiver
- A button to insert a single error
- An error counter with a clear button

Interface (Ask a Question)

- This section discusses the parameters in the CoreSmartBERT GUI configurator and I/O signals.

Configuration GUI Parameters (Ask a Question)

- The following table describes the UI parameters for configuring the CoreSmartBERT core.

- Important:** The Name column shows the actual parameter name used in RTL. The Description column starts with the parameter name as it appears in the CoreSmartBERT configurator (GUI interface).
- These two names are used interchangeably throughout the document.

Table 2-1. CoreSmartBERT Parameters Descriptions

Name	Range	Default	Description
UI_PATTERN_PRBS7	0 or 1	1	PRBS7 Pattern Enable
UI_PATTERN_PRBS9	0 or 1	1	PRBS9 Pattern Enable
UI_PATTERN_PRBS23	0 or 1	1	PRBS23 Pattern Enable
UI_PATTERN_PRBS31	0 or 1	1	PRBS31 Pattern Enable
UI_NUMBER_OF_LANES	1-4	1	Number of lanes Number of lanes this IP core has enabled.
UI_DATA_RATE	250 – 10000	5000	Transceiver data rate Supported rates: <ul style="list-style-type: none">• 250 Mbps• 1000 Mbps• 1250 Mbps• 2500 Mbps• 3125 Mbps• 5000 Mbps• 6250 Mbps• 8000 Mbps• 10000 Mbps• 10312.5 Mbps
UI_TX_CLK_DIV_FACTOR	1, 2, 4, 8 & 11	1	TX clock division factor
UI_CDR_REFERENCE_CLK_SOURCE	Dedicated or Fabric	Fabric	CDR reference clock source

.....continued

Name	Range	Default	Description
UI_CDR_REFERENCE_CLK_FREQ	0-312.5	125	<p>CDR reference clock frequency</p> <p>Supported frequencies:</p> <ul style="list-style-type: none">• 25.00 MHz• 31.25 MHz• 50.00 MHz• 62.50 MHz• 75.00 MHz• 100.00 MHz• 125.00 MHz• 150.00 MHz• 156.25 MHz• 312.50 MHz

I/O Signals (Ask a Question)

- This section describes the various I/O signal descriptions of CoreSmartBERT.
- The following table describes the port signals for CoreSmartBERT.
-  **Important:** In the following tables, n represents a range of 0 to 3 depending on the number of configured lanes.

Table 2-2. CoreSmartBERT I/O Signal Descriptions

Name	Width	Direction	Description
SYS_RESET_N	1	Input	Active low system reset
LANE[n]_CDR_REF_C_LK_FAB	1	Input	CDR reference clock from fabric, only exposed when Fabric is selected as CDR reference clock source.
LANE[n]_CDR_REF_C_LK_0	1	Input	CDR reference clock from the dedicated pin, is only exposed when the Dedicated is selected as the CDR reference clock source.
LANE[n]_TX_BIT_CLK_0	1	Input	Tx Bit Clock
LANE[n]_TX_PLL_REF_CLK_0	1	Input	PLL Reference Clock
LANE[n]_TX_PLL_LOC_K_0	1	Input	PLL Lock

The following table describes the pad signals for CoreSmartBERT.

Table 2-3. CoreSmartBERT PAD Signal Descriptions

Name	Direction	Description
LANE[n]_TXD_P	Output	Transmitter Serial Data
LANE[n]_TXD_N	Output	
LANE[n]_RXD_P	Input	Receiver Serial Data
LANE[n]_RXD_N	Input	

Implementation of IP Core in Libero Design Suite


(Ask a Question)

- This section describes an implementation of the CoreSmartBERT in the Libero Design Suite.

SmartDesign (Ask a Question)

- CoreSmartBERT is available for download to the SmartDesign IP catalog through the Libero SOC web repository.
- To know how to create a SmartDesign project, see the SmartDesign User Guide.
- The following figure shows an example of an instantiated view of CoreSmartBERT on the SmartDesign canvas.


Figure 3-1. Instantiation of CoreSmartBERT on SmartDesign Canvas



Configuring the CoreSmartBERT (Ask a Question)

- The following figure shows how the core instance can be configured using its configuration GUI.

Figure 3-2. CoreSmartBERT SmartDesign Configuration GUI



For more information on the CoreSmartBERT configurator, see 2.1. Configuration GUI Parameters.

Synthesizing in Libero SoC (Ask a Question)

To run synthesis with the configuration selected in the configuration GUI, perform the following steps

1. Set the design root appropriately.
2. Under Implement Design, in the Design Flow tab, right-click Synthesize, and then click Run.

Running Place-and-Route in Libero SoC (Ask a Question)

To run the place and route, perform the following steps:

- On the Design Flow tab, select Implement Design, right-click Place and Route, and then from the context menu, select Run.

CoreSmartBERT Register Summary

(Ask a Question)

- This section describes the register description of CoreSmartBERT IP.

SLE_DEBUG Marco (Ask a Question)

- SLE_DEBUG Marco is used to communicate with SmartDebug. The SLE_DEBUG mechanism gives the ability to run synthesis while preserving a set of registers.
- It provides the ability to identify, rename, and classify registers for SmartDebug.
- CoreSmartBERT has SLE_DEBUG write and read registers that are used to inform the Smart Debug tool of parameters settings chosen, IP core versions number, and control various functions (for example, error injection, read errors, and so on.).
- The following table describes the SLE_DEBUG registers that are used in CoreSmartBERT.

Table 4-1. SLE_DEBUG Registers

Bi ts	Function	Ty pe	Description

			Reads data rate selected from the GUI. 1: 250 Mbps 2: 1000 Mbps 3: 1250 Mbps 4: 2500 Mbps 5: 3125 Mbps 6: 5000 Mbps 7: 6250 Mbps 8: 8000 Mbps 9: 10000 Mbps 10: 10312.5Mbps
14	SLE_DATA_RATE	R	
4	SLE_TX_CLK_DIV_FACTOR	R	Reads Tx Clock Divide Factor selected from the GUI.
1	SLE_CDR_REFERENCE_CLK_SOURCE	R	Reads the CDR Reference Clock Source selected from the GUI: 0: Dedicated 1: Fabric
4	SLE_CDR_REFERENCE_CLK_FREQ	R	Reads the CDR Reference Clock Frequency selected from the GUI: 0: 25.00 1: 31.25 2: 50.00 3: 62.50 4: 75.00 5: 100.00 6: 125.00 7: 150.00 8: 156.25 9: 312.50
2	SLE_NUMBER_OF_LANES	R	Reads the number of lanes this IP core has enabled from the GUI.
1	SLE_PATTERN_PRBS7	R	Reads the PRBS7 pattern enabled from the GUI.
1	SLE_PATTERN_PRBS9	R	Reads the PRBS9 pattern enabled from the GUI.
1	SLE_PATTERN_PRBS23	R	Reads the PRBS23 pattern enabled from the GUI.
1	SLE_PATTERN_PRBS31	R	Reads the PRBS31 pattern enabled from the GUI.

			Reads the CPZ Version number.
16	SLE_CPZ_VERSION	R	This register represents 8bit major and 8bit minor version numbers. For example, v2.1 = {8'd2, 8'd1}

.....continued			
Bits	Function	Type	Description
4	SLE_TX_LANE[n]_PATTEN_GEN	R W	<p>Transmitter Pattern Generator: 0: PRBS7 1: PRBS 9 1: PRBS23 2: PRBS31</p> <p>Note: The default value is set to 0.</p>
1	SLE_TX_LANE[n]_GEN_EN	R W	<p>Transmitter Pattern Generator Enable: 0: Disabled 1: Enabled</p> <p>Note: The default value is set to 0.</p>
4	SLE_RX_LANE[n]_PATTEN_CHK	R W	<p>Receiver Pattern Checker: 0: PRBS7 1: PRBS9 2: PRBS23 3: PRBS31</p> <p>Note: The default value is set to 0.</p>
1	SLE_RX_LANE[n]_CHR_EN	R W	<p>Receiver Pattern Checker Enable: 0: Disabled 1: Enabled</p> <p>Note: The default value is set to 0.</p>
32	SLE_RX_LANE[n]_ERR_CNT	R	Receiver error counter.
1	SLE_RX_LANE[n]_ERR_CNT_CLR	R W	Receiver error counters clear button.
1	SLE_RX_LANE[n]_ALIGN	R	The receiver channel is aligned to the pattern.

CoreSmartBERT Additional References

(Ask a Question)

- For updates and additional information about the software, devices, and hardware, visit the
- Intellectual Property pages on the Microchip FPGAs and PLDs website.

CoreSmartBERT Known Issues Workarounds (Ask a Question)

- There are no known limitations and workarounds for CoreSmartBERT v2.10.

Resolved Issues

(Ask a Question)

- The following table lists the issues that were resolved in the CoreSmartBERT releases.

Table 6-1. Resolved Issues

Version	Changes
2.10	Repackaged CoreSmartBERT with Transceiver Interface (PF_XCVR) IP v2.1.109
2.9	Added support for 10.3125 Gbps data rate
2.8	Repackaged CoreSmartBERT with PF_XCVR v2.1.101
2.7	12500 Mbps and 12700 Mbps data rates were removed from the CoreSmartBERT user interface
2.6	Repackaged CoreSmartBERT with support for PF_XCVR v2.0.110
2.5	Repackaged CoreSmartBERT with support for PF_XCVR v2.0.109
2.4	Repackaged CoreSmartBERT with support for PF_XCVR v2.0.107
2.3	Repackaged CoreSmartBERT with support for PF_XCVR v2.0.100
2.2	Repackaged CoreSmartBERT with support for PF_XCVR
2.0	Initial release

Revision History

(Ask a Question)

- The revision history describes the changes that were implemented in the document.
- The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
B	08/2023	<p>The following is the list of changes in revision B of the document:</p> <ul style="list-style-type: none"> • Updated for CoreSmartBERT v2.10. • Added 6. Resolved Issues section for all CoreSmartBERT IP versions.
A	07/2022	<p>The following is the list of changes in revision A of the document:</p> <ul style="list-style-type: none"> • The document was migrated to the Microchip template • Updated for CoreSmartBERT v2.9 • The document number was updated to DS50003362A from 50200788
9.0	03/2021	Updated for CoreSmartBERT v2.8
8.0	06/2020	Updated for CoreSmartBERT v2.7
7.0	03/2020	Updated for CoreSmartBERT v2.6
6.0	08/2019	Updated for CoreSmartBERT v2.5
5.0	03/2019	Updated for CoreSmartBERT v2.4
4.0	12/2018	Updated for CoreSmartBERT v2.3
3.0	08/2018	Updated for CoreSmartBERT v2.2
2.0	05/2018	Updated for CoreSmartBERT v2.1
1.0	08/2017	Initial release

Microchip FPGA Support

- Microchip FPGA products group backs its products with various support services, including
- Customer Service, Customer Technical Support Center, a website, and worldwide sales offices.
- Customers are suggested to visit Microchip online resources before contacting support as it is very likely that their queries have been already answered.
- Contact the Technical Support Center through the website at www.microchip.com/support.
- Mention the FPGA Device Part number, select the appropriate case category, and upload design files while creating a technical support case.
- Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.
- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044

Microchip Information

The Microchip Website

- Microchip provides online support via our website at www.microchip.com/.
- This website is used to make files and information easily available to customers. Some of the content available includes:
 - **Product Support** – Datasheets and errata, application notes and sample programs, design resources, user's guides, hardware support documents, latest software releases, and archived software
 - **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
 - **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors, and factory representatives

Product Change Notification Service

- Microchip's product change notification service helps keep customers current on Microchip products.
- Subscribers will receive email notifications whenever there are changes, updates, revisions, or errata related to a specified product family or development tool of interest.
- To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support
- Customers should contact their distributor, representative, or ESE for support. Local sales offices are also available to help customers.
- A listing of sales offices and locations is included in this document.
- Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

- Note the following details of the code protection feature on Microchip products:
- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
- Code protection is constantly evolving. Microchip is committed to continuously improving the code protection

features of our products.

Legal Notice

- This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.
- THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.
- IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE NUMBER OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.
- Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify, and hold harmless Microchip from any damages, claims, suits, or expenses resulting from such use.
- No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

- The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
- AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.
- Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive,

CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic

- Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, membrane, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAMICE, Serial Quad I/O, simple map, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC,
- USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
- SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
- The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.
- GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.
- All other trademarks mentioned herein are the property of their respective companies.
- © 2023, Microchip Technology Incorporated and its subsidiaries.
- All Rights Reserved.

ISBN: 978-1-6683-2911-5

- Quality Management System
- For information regarding Microchip's Quality Management Systems, please visit
www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<p>Corporate Office</p> <p>2355 West Chandler Blvd. Chandler, AZ 85224-6199</p> <p>Tel: 480-792-7200 Fax: 480-792-7277</p> <p>Technical Support: www.microchip.com/support Web Address: www.microchip.com</p> <p>Atlanta</p> <p>Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p>Austin, TX</p>	<p>Australia – Sydney</p> <p>Tel: 61-2-9868-6733</p> <p>China – Beijing</p> <p>Tel: 86-10-8569-7000</p> <p>China – Chengdu</p> <p>Tel: 86-28-8665-5511</p> <p>China – Chongqing</p>	<p>India – Bangalore</p> <p>Tel: 91-80-3090-4444</p> <p>India – New Delhi</p> <p>Tel: 91-11-4160-8631</p> <p>India – Pune</p>	<p>Austria – Wels</p> <p>Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p>Denmark – Copenhagen</p> <p>Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p>Finland – Espoo</p> <p>Tel: 358-9-4520-820</p> <p>France – Paris</p> <p>Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p>Germany – Garching</p> <p>Tel: 49-8931-9700</p> <p>Germany – Haan</p>

Tel: 512-257-3370	Tel: 86-23-8980-9588	Tel: 91-20-4121-0141	Tel: 49-2129-3766400
Boston Westborough, MA Tel: 774-760-0087	China – Dongguan	Japan – Osaka	Germany – Heilbronn
Fax: 774-760-0088	Tel: 86-769-8702-9880	Tel: 81-6-6152-7160	Tel: 49-7131-72400
Chicago	China – Guangzhou	Japan – Tokyo	Germany – Karlsruhe
Itasca, IL	Tel: 86-20-8755-8029	Tel: 81-3-6880- 3770	Tel: 49-721-625370
Tel: 630-285-0071	China – Hangzhou	Korea – Daegu	Germany – Munich
Fax: 630-285-0075	Tel: 86-571-8792-8115	Tel: 82-53-744-4301	Tel: 49-89-627-144-0
Dallas	China – Hong Kong SAR	Korea – Seoul	Fax: 49-89-627-144-44
Addison, TX	Tel: 852-2943-5100	Tel: 82-2-554-7200	Germany – Rosenheim
Tel: 972-818-7423	China – Nanjing	Malaysia – Kuala Lumpur	Tel: 49-8031-354-560
Fax: 972-818-2924	Tel: 86-25-8473-2460	Tel: 60-3-7651-7906	Israel – Ra'anana
Detroit	China – Qingdao	Malaysia – Penang	Tel: 972-9-744-7705
Novi, MI	Tel: 86-532-8502-7355	Tel: 60-4-227-8870	Italy – Milan
Tel: 248-848-4000	China – Shanghai	Philippines – Manila	Tel: 39-0331-742611
Houston, TX	Tel: 86-21-3326-8000	Tel: 63-2-634-9065	Fax: 39-0331-466781
Tel: 281-894-5983	China – Shenyang	Singapore	Italy – Padova
Indianapolis Noblesville, IN Tel: 317-773-8323	Tel: 86-24-2334-2829	Tel: 65-6334-8870	Tel: 39-049-7625286
Fax: 317-773-5453	China – Shenzhen	Taiwan – Hsin Chu	Netherlands – Drunen
Tel: 317-536-2380	Tel: 86-755-8864-2200	Tel: 886-3-577-8366	Tel: 31-416-690399
Los Angeles Mission Viejo, CA Tel: 949-462-9523	China – Suzhou	Taiwan – Kaohsiung	Fax: 31-416-690340
Fax: 949-462-9608	Tel: 86-186-6233-1526	Tel: 886-7-213-7830	Norway – Trondheim
Tel: 951-273-7800	China – Wuhan	Taiwan – Taipei	Tel: 47-72884388
Raleigh, NC	Tel: 86-27-5980-5300	Tel: 886-2-2508-8600	Poland – Warsaw
Tel: 919-844-7510	China – Xian	Thailand – Bangkok	Tel: 48-22-3325737
New York, NY	Tel: 86-29-8833-7252	Tel: 66-2-694-1351	Romania – Bucharest
Tel: 631-435-6000	China – Xiamen	Vietnam – Ho Chi Minh	Tel: 40-21-407-87-50
San Jose, CA	Tel: 86-592-2388138	Tel: 84-28-5448-2100	Spain – Madrid
Tel: 408-735-9110	China – Zhuhai		Tel: 34-91-708-08-90
Tel: 408-436-4270	Tel: 86-756-3210040		Fax: 34-91-708-08-91
Canada – Toronto			Sweden – Gothenburg
Tel: 905-695-1980			Tel: 46-31-704-60-40
Fax: 905-695-2078			Sweden – Stockholm
			Tel: 46-8-5090-4654
			UK – Wokingham

© 2023 Microchip Technology Inc. and its subsidiaries

Documents / Resources

	<p>MICROCHIP MPFS250T CoreSmartBERT Core Provides A Broad Based Evaluation [pdf] User Guide</p> <p>MPFS250T CoreSmartBERT Core Provides A Broad Based Evaluation, MPFS250T, CoreSmart BERT Core Provides A Broad Based Evaluation, Core Provides A Broad Based Evaluation, Provides A Broad Based Evaluation, Broad Based Evaluation, Based Evaluation, Evaluation</p>
---	---

References

- [⌚ { 42 ,18 , , AV }](#)
- [📍 Empowering Innovation | Microchip Technology](#)
- [📍 Empowering Innovation | Microchip Technology](#)
- [📍 Design Help and Other Services | Microchip Technology](#)
- [📍 Product Change Notification | Microchip Technology](#)
- [📍 Quality | Microchip Technology](#)
- [📍 microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-13A5D4AC-522B-441C-8ABD-1CC70D51DDB8&cover_title=CoreSmartBERT%20User%20Guide&tech_support](#)
- [📍 microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-18D91103-4DB4-4DD9-A018-9F6E4E43B60A&cover_title=CoreSmartBERT%20User%20Guide&tech_support](#)
- [📍 microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-3D048DEC-C93F-4682-9AB7-098573CE91E0&cover_title=CoreSmartBERT%20User%20Guide&tech_support](#)
- [📍 microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-449FD458-8398-4544-84C3-862947CFB1A5&cover_title=CoreSmartBERT%20User%20Guide&tech_support](#)
- [📍 microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-](#)

- 54A840BE-9786-4481-8BA9-
7FBDB47B941B&cover_title=CoreSmartBERT%20User%20Guide&tech_support
• [microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-5C1F064C-1108-46EF-BFE8-](#)
D3BB8C23245E&cover_title=CoreSmartBERT%20User%20Guide&tech_support
• [microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-6D6C896C-41CC-43CE-A600-](#)
8C0CAB52C253&cover_title=CoreSmartBERT%20User%20Guide&tech_support
• [microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-8046DCAA-9420-4EA2-BF2F-](#)
EE57110AB863&cover_title=CoreSmartBERT%20User%20Guide&tech_support
• [microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-8A10ED78-6229-43FF-83BD-](#)
7C795224D116&cover_title=CoreSmartBERT%20User%20Guide&tech_support
• [microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-98E331E7-334E-4DB6-8179-](#)
9D08AF40715E&cover_title=CoreSmartBERT%20User%20Guide&tech_support
• [microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-9B46E3E9-D052-40B1-8F1C-](#)
E02E70224169&cover_title=CoreSmartBERT%20User%20Guide&tech_support
• [microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-A8084BE6-BE62-418D-9D09-](#)
F56DCE347286&cover_title=CoreSmartBERT%20User%20Guide&tech_support
• [microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-CBA0F50B-65C3-47B6-B689-](#)
862173721379&cover_title=CoreSmartBERT%20User%20Guide&tech_support
• [microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-CFE1B23B-FF1A-43D0-849F-](#)
1E837AEB7103&cover_title=CoreSmartBERT%20User%20Guide&tech_support
• [microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-E81EC7F1-70A3-44BA-A813-](#)
CABF71BBAC89&cover_title=CoreSmartBERT%20User%20Guide&tech_support
• [microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-](#)

[766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-F8F51950-177D-4817-92E5-](#)

[FCF573CF0892&cover_title=CoreSmartBERT%20User%20Guide&tech_support_](#)

- [✉ microchipsupport.force.com/s/newcase?pub_guid=GUID-D21E73C1-472E-4291-8AC2-](#)

[766F3B787626&pub_lang=en-US&pub_ver=3&pub_type=User%20Guide&bu=fpga&tpc_guid=GUID-F9E116FB-840F-4FD5-90BA-](#)

[C5317CBEAC7C&cover_title=CoreSmartBERT%20User%20Guide&tech_support_](#)

- [✉ FPGAs and PLDs | Microchip Technology](#)

- [✉ Client Support Services | Microchip Technology](#)

- [User Manual](#)