



Home » MICROCHIP » MICROCHIP Functional Safety Package Errata Instruction Manual 17



## **MICROCHIP Functional Safety Package Errata Instruction Manual**

August 24,

2025

#### Contents [ hide ]

- 1 Functional Safety Package Errata
  - 1.1 Functional Safety Package Errata SAFETY-PKG-M2S-M2GL-F/NL
  - 1.2 Introduction
  - 1.3 Errata Description
  - 1.4 Microchip Parts Affected
  - 1.5 Impacts to Data Sheet
  - 1.6 Change Impact
  - 1.7 Change Implementation Status
  - 1.8 Method to Identify Change
  - 1.9 Qualification Plan
  - 1.10 Workaround
  - 1.11 SAFETY-PKG-M2S-M2GL-F/NL Details of Identified Issues
  - 1.12 1. Details of Identified Issues
  - 1.13 1.1 Smart Time: Over-Optimistic Clock-to-Out Delay for LSRAM
  - 1.14 1.3 Optimistic Local Clock Network Delay when Local Clock RGB Area Coverage is too Wide
  - 1.15 Problem Description
  - 1.16 Condition of Occurrence
  - 1.17 1.4 DAT Bitstream File is Incorrect when using Programming Recovery Problem

#### Description

1.18 Condition of Occurrence

1.19 1.5 Inconsistent SmartTime Behavior for DDR
1.20 Problem Description
1.21 Condition of Occurrence
1.22 1.6 Clock Generation Value is 0 ns for Muxed Clocks
1.23 Problem Description
1.24 Condition of Occurrence
1.25 1.7 CCC SmartTime vs BA Simulation: Delay from Input PAD to CCC GL has a
Mismatch
1.26 Problem Description
1.27 Condition of Occurrence
1.28 1.8 Mismatch between SmartTime and BA Simulation on Outpad Delay Problem
Description
1.29 Condition of Occurrence
1.30 1.9 Simulation Issue Found with CoreGPIO v3.1 when VHDL HDL is Used Problem
Description
1.31 Condition of Occurrence
1.32 2. Revision History
1.33 Microchip FPGA Support
1.34 Microchip Information
1.35 Product Change Notification Service
<ul><li>1.35 Product Change Notification Service</li><li>1.36 SAFETY-PKG-M2S-M2GL-F/NL</li></ul>
1.36 SAFETY-PKG-M2S-M2GL-F/NL
1.36 SAFETY-PKG-M2S-M2GL-F/NL 1.37 Legal Notice
1.36 SAFETY-PKG-M2S-M2GL-F/NL 1.37 Legal Notice 1.38 Trademarks
1.36 SAFETY-PKG-M2S-M2GL-F/NL 1.37 Legal Notice 1.38 Trademarks 1.39 Quality Management System
<ul> <li>1.36 SAFETY-PKG-M2S-M2GL-F/NL</li> <li>1.37 Legal Notice</li> <li>1.38 Trademarks</li> <li>1.39 Quality Management System</li> <li>1.40 Worldwide Sales and Service</li> </ul>

## **Functional Safety Package Errata**

Functional Safety Package Errata SAFETY-PKG-M2S-M2GL-F/NL

## Introduction

This functional safety package errata document is an early notification of issues along with a detailed description of the issues, the condition of occurrence, and the workaround. Microchip continues to work on updating the Functional Safety User Guide with these issues and further details on workarounds.

## **Errata Description**

Nine issues have been identified and can affect the functional safety designs when using the IEC-61508 certified Libero® SoC 11.8 SP4 and CoreGPIO. We are providing this document as an early notification of these issues and continue to work on updating the Functional Safety User Guide with these issues and further details on workarounds.

### **Microchip Parts Affected**

Customers using the SmartFusion® 2 and IGLOO® 2 family of devices that uses the SAFETY-PKG-M2S-M2GL-F or SAFETY-PKG-M2S-M2GL-NL functional safety package.

## **Impacts to Data Sheet**

Not applicable.

## **Change Impact**

Customers utilizing any of the outlined configurations to design their high-reliability applications need to evaluate the use and impact to their functional safety designs.

## **Change Implementation Status**

The status is in progress. The changes to the functional safety package including the Functional Safety Manual will be completed and provided to the customers.

## Method to Identify Change

The Functional Safety User Guide will be updated to reflect the information provided and any identified workarounds for these issues.

#### **Qualification Plan**

Not applicable.

#### Workaround

The workaround for identified issues will be available in Revision B of the Functional Safety User Guide.

#### Errata

© 2023 Microchip Technology Inc. and its subsidiaries

## SAFETY-PKG-M2S-M2GL-F/NL Details of Identified Issues

#### 1. Details of Identified Issues

Nine issues have been identified and can affect the functional safety designs when using the IEC-61508 certified Libero SoC 11.8 SP4 and CoreGPIO.

## 1.1 Smart Time: Over-Optimistic Clock-to-Out Delay for LSRAM

### **Problem Description**

There is an optimistic clock-to-out delay when using the SmartFusion 2/IGLOO 2 LSRAM under a specific configuration, which might give unreported silicon violations.

#### **Condition of Occurrence**

Write Feed-Through Mode is on (WMODE = 1) and the Write enable is low (WEN = 0). 1.2 I/O State during Programming is not Invalidating Generate Bitstream Problem Description

I/O State During Programming settings are not propagated to the programming file and "Generate Bitstream" state is not invalidated.

#### **Condition of Occurrence**

I/O State during programming is not set according to the settings that the customer set in the "I/O State During Programming".

## 1.3 Optimistic Local Clock Network Delay when Local Clock RGB Area

## Coverage is too Wide

### **Problem Description**

Designs using clocks, routed towards the global network through an RCLKINT macro, may require the cascading of multiple Row Global Buffers (RGBs) if the loads on that clock, cover a large area in the device. In this case, the clock skew between distant FFs might be larger than the span of what is expected in a local area. In extreme cases (large device, short data path, or distant FFs), a skew-induced timing violation can exist that is undetected by the tools.

#### **Condition of Occurrence**

The exposure to this issue is limited to SmartFusion 2 and IGLOO 2 designs with local clock nets, using only the largest devices such as, M2S150 and M2GL150 and their variants.

# 1.4 DAT Bitstream File is Incorrect when using Programming Recovery Problem Description

If the Libero design has Programming Recovery enabled in the Configure Programming options tool and uses Enable Custom Security Options in Configure Security tool, the DAT bitstream file generated will be incorrect and will not erase the security completely on the device when running the Erase action.

#### **Condition of Occurrence**

SmartFusion 2 and IGLOO 2 designs with Programming Recovery enabled in the Configure Programming options tool and uses Enable Custom Security Options in Configure Security tool.

#### 1.5 Inconsistent SmartTime Behavior for DDR

## **Problem Description**

Designs which applied multiple, duplicate, or overlapping constraints could face a scenario where SmartTime did not apply the last valid constraint entered, but instead applied a combination of the duplicate constraints.

#### **Condition of Occurrence**

Designs with multiple, duplicate, or overlapping constraints on DDR inputs applied to the same pin.

#### Errata

© 2023 Microchip Technology Inc. and its subsidiaries

#### 1.6 Clock Generation Value is 0 ns for Muxed Clocks

### **Problem Description**

Timing model of CCC does not account for CCC CLK1 input resulting in clock generation value of 0 ns for muxed clocks.

#### **Condition of Occurrence**

SmartFusion 2 and IGLOO 2 designs where CCC CLK1 input is used in generated clock constraints.

## 1.7 CCC SmartTime vs BA Simulation: Delay from Input PAD to CCC GL has a Mismatch

## **Problem Description**

For designs containing CCC with internal feedback, incorrect port name is written in the SDF file due to pin swapping. This results in a delay mismatch between SmartTime vs back-annotated simulation.

#### **Condition of Occurrence**

SmartFusion 2 and IGLOO 2 designs containing CCC with internal feedback.

# 1.8 Mismatch between SmartTime and BA Simulation on Outpad Delay Problem Description

SmartTime skips IOTRI\_OB\_EB and IOOUTFF\_BYPASS instances in timing analysis yet back-annotated netlist still contains these two instances while back-annotated sdf file

does not have them. This will cause back-annotated simulation to use default delays on these two instances resulting in a delay discrepancy between back-annotated simulation and SmartTime.

#### **Condition of Occurrence**

SmartFusion 2 and IGLOO 2 designs containing Output pads.

## 1.9 Simulation Issue Found with CoreGPIO v3.1 when VHDL HDL is Used Problem Description

The APB slave address (PADDR) of CoreGPIO is not qualified with the PSEL signal. Due to this issue, any APB slave address outside the permissible range of CoreGPIO results in a simulation error. The issue in the IP does not have an impact in hardware validation.

#### **Condition of Occurrence**

The issue is observed only when HDL generated language option is selected as VHDL. The issue is observed if the APB slave address falls outside the permissible range of CoreGPIO. The permissible range is based on the CoreGPIO configuration.

#### Errata

© 2023 Microchip Technology Inc. and its subsidiaries

## 2. Revision History

SAFETY-PKG-M2S-M2GL-F/NL Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
----------	------	-------------

A	11/2023	Initial Revision

#### Errata

© 2023 Microchip Technology Inc. and its subsidiaries

SAFETY-PKG-M2S-M2GL-F/NL

## **Microchip FPGA Support**

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044

## **Microchip Information**

## The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions. Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

#### Errata

#### © 2023 Microchip Technology Inc. and its subsidiaries

#### SAFETY-PKG-M2S-M2GL-F/NL

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

## **Legal Notice**

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/ client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard,

CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic

#### Errata

© 2023 Microchip Technology Inc. and its subsidiaries

SAFETY-PKG-M2S-M2GL-F/NL

Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies. © 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved. ISBN: 978-1-6683-3443-0

## **Quality Management System**

For information regarding Microchip's Quality Management Systems, please

visit www.microchip.com/quality.

#### Errata

© 2023 Microchip Technology Inc. and its subsidiaries

### **Worldwide Sales and Service**

AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277

Technical Support:

www.microchip.com/support Web Address:

www.microchip.com

Atlanta

Duluth, GA

Tel: <u>678-957-9614</u>

Fax: <u>678-957-1455</u>

Austin, TX

Tel: <u>512-257-3370</u>

**Boston** 

Westborough, MA

Tel: <u>774-760-0087</u>

Fax: <u>774-760-0088</u>

Chicago

Itasca, IL

Tel: <u>630-285-0071</u>

Fax: <u>630-285-0075</u>

Dallas

Addison, TX

Tel: <u>972-818-7423</u>

Fax: <u>972-818-2924</u>

Detroit

Novi, MI

Tel: <u>248-848-4000</u>

Houston, TX

Tel: <u>281-894-5983</u>

Indianapolis

Noblesville, IN

Tel: <u>317-773-8323</u>

Fax: <u>317-773-5453</u>

Tel: <u>317-536-2380</u>

Los Angeles

Mission Viejo, CA

Tel: <u>949-462-9523</u>

Fax: <u>949-462-9608</u>

Tel: <u>951-273-7800</u>

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: <u>631-435-6000</u>

San Jose, CA

Tel: <u>408-735-9110</u>

Tel: <u>408-436-4270</u>

Canada – Toronto

Tel: <u>905-695-1980</u>

Fax: 905-695-2078

Australia - Sydney Tel: 61-2-9868-6733 China - Beijing

Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China – Chongqing Tel: 86-23-8980-9588 China – Dongguan Tel:

86-769-8702-9880 China – Guangzhou Tel: 86-20-8755-8029 China – Hangzhou Tel: 86-571-8792-8115 China – Hong Kong SAR Tel: 852-2943-5100 China – Nanjing

Tel: 86-25-8473-2460 China - Qingdao

Tel: 86-532-8502-7355 China – Shanghai

Tel: 86-21-3326-8000 China – Shenyang Tel: 86-24-2334-2829 China – Shenzhen Tel:

86-755-8864-2200 China - Suzhou

Tel: 86-186-6233-1526 China – Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252 China – Xiamen

Tel: 86-592-2388138 China – Zhuhai

Tel: 86-756-3210040

India - Bangalore

Tel: 91-80-3090-4444

India – New Delhi

Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160

Japan – Tokyo

Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301

Korea – Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang

Tel: 60-4-227-8870

Philippines – Manila

Tel: 63-2-634-9065

Singapore

Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366

Taiwan - Kaohsiung

Tel: 886-7-213-7830

Taiwan – Taipei

Tel: 886-2-2508-8600

Thailand – Bangkok

Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Errata

Austria – Wels

Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4485-5910

Fax: 45-4485-2829

Finland - Espoo

Tel: 358-9-4520-820

France - Paris

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-8931-9700

Germany - Haan

Tel: 49-2129-3766400

Germany - Heilbronn

Tel: 49-7131-72400

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611

Fax: 39-0331-466781

Italy - Padova

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 31-416-690399

Fax: 31-416-690340

Norway - Trondheim

Tel: 47-72884388

Poland - Warsaw

Tel: 48-22-3325737

Romania - Bucharest

Tel: 40-21-407-87-50

Spain - Madrid

Tel: 34-91-708-08-90

Fax: 34-91-708-08-91

Sweden - Gothenberg

Tel: 46-31-704-60-40

Sweden - Stockholm

Tel: 46-8-5090-4654

UK - Wokingham

Tel: 44-118-921-5800

Fax: 44-118-921-5820

DS80001113A - 9

© 2023 Microchip Technology Inc. and its subsidiaries

## **Documents / Resources**



MICROCHIP Functional Safety Package Errata [pdf] Instruction Manual Functional Safety Package Errata, Safety Package Errata, Package Errata, Errata

### References

100		
	CAT	Manual

Errata, Functional Safety Package Errata, MICROCHIP, Package Errata, Safety Package

■ MICROCHIP Errata

## Leave a comment

Your email address will not be published. Required fields are marked \*

omment *	
ame	
mail	
/ebsite	

**Post Comment** 

#### Search:

e.g. whirlpool wrf535swhz

Search

Manuals+ | Upload | Deep Search | Privacy Policy | @manuals.plus | YouTube

This website is an independent publication and is neither affiliated with nor endorsed by any of the trademark owners. The "Bluetooth®" word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. The "Wi-Fi®" word mark and logos are registered trademarks owned by the Wi-Fi Alliance. Any use of these marks on this website does not imply any affiliation with or endorsement.