

# MICROCHIP DS50003319C-13 Ethernet HDMI TX IP User Guide

## Contents

### [1 DS50003319C-13 Ethernet HDMI TX IP](#)

#### [1.1 HDMI TX IP User Guide](#)

### [2 Summary](#)

#### [2.1 Features](#)

#### [2.2 Installation Instructions](#)

#### [2.3 User Guide](#)

#### [2.4 Resource Utilization \(Ask a Question\)](#)

#### [2.5 Table 3. Resource Utilization for 4PXL](#)

#### [2.6 HDMI TX IP Configurator](#)

#### [2.7 Hardware Implementation](#)

#### [2.8 HDMI TX Parameters and Interface Signals](#)

#### [2.9 Table 3-3. Input and Output Ports for AXI4 Stream Interface](#)

#### [2.10 Table 3-4. Input and Output Signals](#)

#### [2.11 HDMI TX Parameters and Interface Signals](#)

#### [2.12 Table 3-5. Input and Output Ports for AXI4 Stream Interface](#)

#### [2.13 Table 3-6. Input and Output for YCbCr444 Mode and Audio Mode Enabled](#)

#### [2.14 HDMI TX Parameters and Interface Signals](#)

#### [2.15 Register Map and Descriptions](#)

#### [2.16 Register Map and Descriptions](#)

### [3 Documents / Resources](#)

#### [3.1 References](#)

### [4 Related Posts](#)

## DS50003319C-13 Ethernet HDMI TX IP

### HDMI TX IP User Guide

#### Introduction (Ask a Question)

Microchip's High-Definition Multimedia Interface (HDMI) transmitter IP supports transmitting video and audio packet data described in the HDMI standard specification.

HDMI employs Transition Minimized Differential Signaling (TMDS) to efficiently transmit substantial volumes of digital data across the extended cable distances, ensuring high-speed, serial, and reliable digital signal transmission. A TMDS link consists of a single clock channel and three data channels. The video pixel clock is transmitted on the TMDS clock channel, which helps to keep the signals in synchronization. Video data is carried as 24-bit pixels on the three TMDS data channels, where each data channel is designated for red, green, and blue color component. Audio data is carried as 8-bit packets on the TMDS green and red channel.

TMDS encoder allows transmitting serial data at a high speed, while minimizing potential for Electro-magnetic Interference (EMI) over copper cables by minimizing the number of transitions (reducing interference between channels), and achieves Direct Current (DC) balance, on the wires, by keeping the number of ones and zeros on the line nearly equal.

HDMI TX IP is designed to be used along with PolarFire® SoC and PolarFire device transceivers. The IP is compatible with HDMI 1.4 and HDMI 2.0, which supports up to 60 frames per second, with a maximum bandwidth of 18 Gbps. The IP uses TMDS encoder that converts the 8-bit video data per channel and audio packet into the 10-bit DC-balanced, and transition minimized sequence. It is then transmitted serially at a rate of 10-bits per pixel, per channel. During the video blanking period, control tokens are transmitted. These tokens are generated based on the hsync and vsync signals. During data island period, audio packet is transmitted as 10-bit packets on red and green channel.

## User Guide

DS50003319C – 1

© 2024 Microchip Technology Inc. and its subsidiaries

## Summary

The following table provides a summary of the HDMI TX IP characteristics.

**Table 1. HDMI TX IP Characteristics**

Core Version	This user guide supports HDMI TX IP v5.2.0
Supported Device Families	<ul style="list-style-type: none"> <li>PolarFire® SoC</li> <li>PolarFire</li> </ul>
Supported Tool Flow	Requires Libero® SoC v11.4 or later releases
Supported Interfaces	<p>Interfaces supported by the HDMI TX IP are:</p> <ul style="list-style-type: none"> <li>AXI4-Stream – This core supports AXI4-Stream to the input ports. When configured in this mode, IP takes AXI4 Stream standard compliant signals as inputs.</li> <li>AXI4-Lite Configuration Interface – This Core supports AXI4-Lite configuration interface for 4Kp60 requirement. In this mode, IP inputs are supplied from SoftConsole.</li> <li>Native – When configured in this mode, IP takes native video and audio signals as inputs.</li> </ul>
Licensing	<p>HDMI TX IP is provided with the following two license options:</p> <ul style="list-style-type: none"> <li>Encrypted: Complete encrypted RTL code is provided for the core. It is available for free with any of the Libero license, enabling the core to be instantiated with SmartDesign. You can perform Simulation, Synthesis, Layout, and program the FPGA silicon using the Libero design suite.</li> <li>RTL: Complete RTL source code is license locked, which needs to be purchased separately.</li> </ul>

## Features

HDMI TX IP has the following features:

- Compatible for HDMI 2.0 and 1.4b
- Supports one or four symbol/pixel per clock input
- Supports Resolutions up to 3840 x 2160 at 60 fps
- Supports 8, 10, 12, and 16-bit color depth
- Supports color formats such as RGB, YUV 4:2:2, and YUV 4:4:4
- Supports audio up to 32 channels

- Supports Encoding Scheme – TMDS
- Supports Native and AXI4 Stream Video and Audio Data interface
- Supports Native and AXI4-Lite Configuration interface for parameter modification

## Installation Instructions

The IP core must be installed to the IP Catalog of Libero® SoC software automatically through the IP Catalog update function in Libero SoC software, or it is manually downloaded from the catalog. Once the IP core is installed in Libero SoC software IP Catalog, it is configured, generated, and instantiated within SmartDesign for inclusion in the Libero project.

## User Guide

DS50003319C – 2

© 2024 Microchip Technology Inc. and its subsidiaries

## Resource Utilization (Ask a Question)

HDMI TX IP is implemented in PolarFire® FPGA (MPF300T – 1FCG1152I Package).

The following table lists the resources utilized when g\_PIXELS\_PER\_CLK = 1PXL.

**Table 2. Resource Utilization for 1PXL**

	g_COLOR_FORMAT g_BITS _PER_COMPONENT (Bits)	g_AUX_CHANNEL_ENABLE g_4K60_SUPPORT Fabric	4 L U T	F a br ic D F F	Interfa ce 4LU T	Interfa ce DF F	uSRAM (64×12)
RG B	8	Enable	Di sa ble	7 8 7	5 1 4	108	108
		Disable	Di sa ble	8 1 9	5 0 2	108	108
	10	Disable	Di sa ble	1 0 7 0	8 4 9	156	156

	12	Disable	Di sa ble	1 0 8 4	8 3 7	156	156	13
	16	Disable	Di sa ble	1 0 5 8	8 4 6	156	156	13
YCb Cr4 22	8	Disable	Di sa ble	6 9 6	4 7 3	96	96	8
	8	Disable	Di sa ble	8 1 9	5 1 3	108	108	9
YCb Cr4 44	10	Disable	Di sa ble	1 0 6 8	8 4 9	156	156	13
	12	Disable	Di sa ble	1 0 1 7	8 3 7	156	156	13
	16	Disable	Di sa ble	1 0 5 0	8 4 5	156	156	13

The following table lists the resources utilized when g\_PIXELS\_PER\_CLK = 4PXL.

**Table 3. Resource Utilization for 4PXL**

	g_COLOR_FORMAT g_BITS _PER_COMPONENT (Bits)	g_AUX_CHANNEL_ENABLE g_4K60_SUPPORT Fabric	4 L U T	F a br ic D F F	Interfa ce 4LU T	Interfa ce DF F	uSRAM (64×12)
--	--	---	------------------	-----------------------------------	------------------------	-----------------------	------------------

				Enable	4 0 7 8	2 0 3 2			
RG B	8	Disable		Enable	1 4 7 5	2 2 6 9	144	144	12
		Enable		Disable	1 3 9 3	1 0 9 2	144	144	12
		Disable		Disable	2 1 5 1	1 6 3 5	264	264	22
	10	Disable		Disable	1 9 0 9	1 5 9 3	264	264	22
		Disable		Disable	1 6 4 5	1 2 8 4	264	264	22
	12	Disable		Disable	1 2 6 5	9 2 2	144	144	12
YCb Cr4 22	8	Disable		Disable	1 1 1 9	8 1 1	144	144	12
		Disable		Disable	2 0 0 0	1 6 2 7	264	264	22
	10	Disable		Disable	2 0 0 0	1 6 2 7	264	264	22
		Disable		Disable	2 0 0 0	1 6 2 7	264	264	22

44	12	Disable	Di sa ble	1 9 0 9	1 5 8 5		264	264	22
	16	Disable	Di sa ble	1 6 0 4	1 2 6 8		264	264	22

## User Guide

DS50003319C – 3

© 2024 Microchip Technology Inc. and its subsidiaries

## HDMI TX IP Configurator


### 1. HDMI TX IP Configurator (Ask a Question)

This section provides an overview of the HDMI TX Configurator interface and its various components.

The HDMI TX Configurator provides a graphical interface to set up the HDMI TX core for specific video transmission requirements. This configurator allows the user to select parameters such as Bits Per Component, Color Format, Number of Pixels, Audio Mode, Interface, Testbench, and License. It is essential to adjust these settings correctly to ensure the effective transmission of video data over HDMI.

The interface of the HDMI TX Configurator consists of various dropdown menus and options that enable users to customize the HDMI transmission settings. The key configurations are described in Table 3-1.

The following figure provides a detailed view of the HDMI TX Configurator interface. Figure 1-1. HDMI TX IP Configurator



The interface also includes OK and Cancel buttons for confirming or discarding the configurations made.

## User Guide

DS50003319C – 5

## Hardware Implementation

### 2. Hardware Implementation (Ask a Question)

HDMI Transmitter (TX) consists of two stages:

- An XOR/XNOR operation, which minimizes the number of transitions
- An INV/NONINV, which minimizes the disparity (DC balance). The extra two bits are added at this stage of operation. Control data (hsync and vsync) is encoded to 10 bits in four possible combinations to help the receiver synchronize its clock with the transmitter clock. A transceiver must be used along with the HDMI TX IP to serialize the 10 bits (1 pixel mode) or 40 bits (4 pixels mode).

The configurator also displays a representation of the HDMI Tx core, labeled HDMI\_TX\_0, indicating the various input and output connections that are interfaced with the core. There are three modes for the HDMI TX interface and are explained as follows:

#### RGB Color Format Mode

The ports of HDMI TX IP for one pixel per clock when the audio mode is enabled and Color format is RGB for PolarFire® devices is shown in the following figure. A visual representation of the HDMI Tx core's ports as follows:

- Control clock signals are R\_CLK\_LOCK, G\_CLK\_LOCK, and B\_CLK\_LOCK. Clock Signals are R\_CLK\_I, G\_CLK\_I, and B\_CLK\_I.
- Data channels including DATA\_R\_I, DATA\_G\_I, and DATA\_B\_I.
- Auxiliary Data signals are AUX\_DATA\_R\_I and AUX\_DATA\_G\_I.

Figure 2-1. HDMI TX IP Block Diagram (RGB Color Format)

For more information about I/O signals for RGB color format, see Table 3-2.

#### YCbCr444 Color Format Mode

The ports of HDMI TX IP for one pixel per clock when the audio mode is enabled and Color format is YCbCr444 is shown in the following figure. A visual representation of the HDMI Tx core's ports as follows:

- Control signals are Y\_CLK\_LOCK, Cb\_CLK\_LOCK, and Cr\_CLK\_LOCK.
- Clock signals are Y\_CLK\_I, Cb\_CLK\_I, and Cr\_CLK\_I.

#### User Guide

## Hardware Implementation

- Data channels including DATA\_Y\_I, DATA\_Cb\_I, and DATA\_Cr\_I.
- Auxiliary Data input signals are AUX\_DATA\_Y\_I and AUX\_DATA\_C\_I.

Figure 2-2. HDMI TX IP Block Diagram (YCbCr444 Color Format)

For more information about I/O signals for YCbCr444 color format, see Table 3-6. YCbCr422 Color Format Mode

The ports of HDMI TX IP for one pixel per clock when the audio mode is enabled and Color format is YCbCr422 is shown in the following figure. A visual representation of the HDMI Tx core's ports as follows:

- Control signals are LANE1\_CLK\_LOCK, LANE2\_CLK\_LOCK, and LANE3\_CLK\_LOCK.
- Clock signals are LANE1\_CLK\_I, LANE2\_CLK\_I, and LANE3\_CLK\_I.
- Data channels including DATA\_Y\_I and DATA\_C\_I.

## User Guide

DS50003319C – 7

© 2024 Microchip Technology Inc. and its subsidiaries

## Hardware Implementation

Figure 2-3. HDMI TX IP Block Diagram (YCbCr422 Color Format)

For more information about I/O signals for YCbCr422 color format, see Table 3-7 User Guide

DS50003319C – 8

© 2024 Microchip Technology Inc. and its subsidiaries

## HDMI TX Parameters and Interface Signals

### 3. HDMI TX Parameters and Interface Signals (Ask a Question)

This section discusses the parameters in the HDMI TX GUI configurator and I/O signals. 3.1 Configuration Parameters (Ask a Question)

The following table lists the configuration parameters in the HDMI TX IP.

Table 3-1. Configuration Parameters

Parameter Name	Description
Color Format	<p>Defines the color space. Supports the following color formats:</p> <ul style="list-style-type: none"> <li>• RGB</li> <li>• YCbCr422</li> <li>• YCbCr444</li> </ul>
Number of bits per component	Specifies the number of bits per color component. Supports 8, 10, 12, and 16 bits per component.
Number of Pixels	<p>Indicates the number of pixels per clock input:</p> <ul style="list-style-type: none"> <li>• Pixel per clock = 1</li> <li>• Pixel per clock = 4</li> </ul>
4Kp60 Support	<p>Support for 4K resolution at 60 frames per second:</p> <ul style="list-style-type: none"> <li>• When 1, 4Kp60 support is enabled</li> <li>• When 0, 4Kp60 support is disabled</li> </ul>
Audio Mode	Configures the audio transmission mode. Audio data for R and G channel: <ul style="list-style-type: none"> <li>• Enable</li> <li>• Disable</li> </ul>
Interface	Native and AXI stream
Testbench	Allows the selection of a testbench environment. Supports the following testbench options: <ul style="list-style-type: none"> <li>• User</li> <li>• None</li> </ul>
License	<p>Specifies the type of license. Provides the following two license options:</p> <ul style="list-style-type: none"> <li>• RTL</li> <li>• Encrypted</li> </ul>

### 3.2 Ports (Ask a Question)

The following table lists the input and output ports of the HDMI TX IP for Native interface when Audio mode is enabled and Color format is RGB.

Table 3-2. Input and Output Signals

Signal Name	Direction	Width	Description
SYS_CLK_I	Input	1-bit	System clock, usually the same clock as the display controller
RESET_N_I	Input	1-bit	Asynchronous active-low reset signal
VIDEO_DATA_VALID_I	Input	1-bit	Video data valid input
AUDIO_DATA_VALID_I	Input	1-bit	Audio packet data valid input
R_CLK_I	Input	1-bit	TX clock for “R” channel from XCVR
R_CLK_LOCK	Input	1-bit	TX_CLK_STABLE for R channel from XCVR
G_CLK_I	Input	1-bit	TX clock for “G” channel from XCVR
G_CLK_LOCK	Input	1-bit	TX_CLK_STABLE for G channel from XCVR
B_CLK_I	Input	1-bit	TX clock for “B” channel from XCVR

User Guide

DS50003319C – 9

© 2024 Microchip Technology Inc. and its subsidiaries

**HDMI TX Parameters and Interface Signals**

.....continued

Signal Name Direction Width Description

B_CLK_LOCK	Input	1-bit	TX_CLK_STABLE for B channel from XCVR
H_SYNC_I	Input	1-bit	Horizontal sync pulse
V_SYNC_I	Input	1-bit	Vertical sync pulse
PACKET_HEADER_I	Input	PIXELS_PER_CLK*1	Packet header for audio packet data
DATA_R_I	Input	PIXELS_PER_CLK*8	Input "R" data
DATA_G_I	Input	PIXELS_PER_CLK*8	Input "G" data
DATA_B_I	Input	PIXELS_PER_CLK*8	Input "B" data
AUX_DATA_R_I	Input	PIXELS_PER_CLK*4	Audio packet "R" channel data
AUX_DATA_G_I	Input	PIXELS_PER_CLK*4	Audio packet "G" channel data
TMDS_R_O	Output	PIXELS_PER_CLK*10	Encoded "R" data
TMDS_G_O	Output	PIXELS_PER_CLK*10	Encoded "G" data
TMDS_B_O	Output	PIXELS_PER_CLK*10	Encoded "B" data

The following table lists the ports for the AXI4 Stream interface with Audio Enable.

**Table 3-3. Input and Output Ports for AXI4 Stream Interface**

Port Name Type		Width	Description
TDATA_I	I n p u t	$3*g\_BITS\_PER\_COMPONENT*g\_PIXELS\_PER\_CLK$	Input video data
TVALID_I	I n p u t	1-bit	Input video valid
TREADY_O Output 1-bit			Output slave ready signal
TUSER_I	I n p u t	$PIXELS\_PER\_CLK*9 + 5$	<p>bit 0 = unused</p> <p>bit 1 = VSYNC</p> <p>bit 2 = HSYNC</p> <p>bit 3 = unused</p> <p>bit [3 + g_PIXELS_PER_CLK: 4] = Packet header bit</p> <p>[4 + g_PIXELS_PER_CLK] = Audio data valid</p> <p>bit [(5 * g_PIXELS_PER_CLK) + 4: (1*g_PIXELS_PER_CLK) + 5] = Audio G data</p> <p>bit [(9 * g_PIXELS_PER_CLK) + 4: (5*g_PIXELS_PER_CLK) + 5] = Audio R data</p>

The following table lists the input and output ports of the HDMI TX IP for Native interface when Audio mode is disabled.

**Table 3-4. Input and Output Signals**

Signal Name	Direction	Width	Description
SYS_CLK_I	Input	1-bit	System clock, usually the same clock as the display controller
RESET_N_I	Input	1-bit	Asynchronous active -low reset signal
VIDEO_DATA_VALID_I	Input	1-bit	Video data valid input
R_CLK_I	Input	1-bit	TX clock for “R” channel from XCVR
R_CLK_LOCK	Input	1-bit	TX_CLK_STABLE for R channel from XCVR
G_CLK_I	Input	1-bit	TX clock for “G” channel from XCVR
G_CLK_LOCK	Input	1-bit	TX_CLK_STABLE for G channel from XCVR
B_CLK_I	Input	1-bit	TX clock for “B” channel from XCVR
B_CLK_LOCK	Input	1-bit	TX_CLK_STABLE for B channel from XCVR
H_SYNC_I	Input	1-bit	Horizontal sync pulse
V_SYNC_I	Input	1-bit	Vertical sync pulse
DATA_R_I	Input	PIXELS_PER_CLK *8	Input “R” data

User Guide

DS50003319C – 10

© 2024 Microchip Technology Inc. and its subsidiaries

## HDMI TX Parameters and Interface Signals

.....continued

Signal Name Direction Width Description

DATA_G_I	Input	PIXELS_PER_CLK*8	Input "G" data
DATA_B_I	Input	PIXELS_PER_CLK*8	Input "B" data
TMDS_R_O	Output	PIXELS_PER_CLK*10	Encoded "R" data
TMDS_G_O	Output	PIXELS_PER_CLK*10	Encoded "G" data
TMDS_B_O	Output	PIXELS_PER_CLK*10	Encoded "B" data

The following table lists the ports for the AXI4 Stream interface.

**Table 3-5. Input and Output Ports for AXI4 Stream Interface**

Port Name	Type	Width	Description
TDATA_I_VIDEO	Input	$3*g\_BITS\_PER\_COMPONENT*g\_PIXELS\_PER\_CLK$	Input video data
TVALID_I_VIDEO	Input	1-bit	Input video valid
TREADY_O_VIDEO	Output	1-bit	Output slave ready signal
TUSER_I_VIDEO	Input	4 bits	bit 0 = unused bit 1 = VSYNC bit 2 = HSYNC bit 3 = unused

The following table lists the ports for the YCbCr444 mode when audio mode is enabled.

**Table 3-6. Input and Output for YCbCr444 Mode and Audio Mode Enabled**

Signal Name	Direction	Width	Description
SYS_CLK_I	Input	1-bit	System clock, usually the same clock as the display controller
RESET_N_I	Input	1-bit	Asynchronous active-low reset signal
VIDEO_DATA_VALID_I Input		1-bit	Video data valid input
AUDIO_DATA_VALID_I Input		1-bit	Audio packet data valid input
Y_CLK_I	Input	1-bit	TX clock for "Y" channel from XCVR
Y_CLK_LOCK	Input	1-bit	TX_CLK_STABLE for Y channel from XCVR
Cb_CLK_I	Input	1-bit	TX clock for "Cb" channel from XCVR
Cb_CLK_LOCK	Input	1-bit	TX_CLK_STABLE for Cb channel from XCVR
Cr_CLK_I	Input	1-bit	TX clock for "Cr" channel from XCVR
Cr_CLK_LOCK	Input	1-bit	TX_CLK_STABLE for Cr channel from XCVR
H_SYNC_I	Input	1-bit	Horizontal sync pulse
V_SYNC_I	Input	1-bit	Vertical sync pulse
PACKET_HEADER_I	Input	PIXELS_PER_CLK*1	Packet header for audio packet data
DATA_Y_I	Input	PIXELS_PER_CLK*8	Input "Y" data

DATA_Cb_I	Input	PIXELS_PER_CLK*DATA_WIDTH Input "Cb" data	
DATA_Cr_I	Input	PIXELS_PER_CLK*DATA_WIDTH Input "Cr" data	
AUX_DATA_Y_I	Input	PIXELS_PER_CLK*4	Audio packet "Y" channel data
AUX_DATA_C_I	Input	PIXELS_PER_CLK*4	Audio packet "C" channel data
TMDS_R_O	Output	PIXELS_PER_CLK*10	Encoded "Cb" data
TMDS_G_O	Output	PIXELS_PER_CLK*10	Encoded "Y" data
TMDS_B_O	Output	PIXELS_PER_CLK*10	Encoded "Cr" data

The following table lists the ports for the YCbCr422 mode when audio mode is enabled.

## User Guide

DS50003319C – 11

© 2024 Microchip Technology Inc. and its subsidiaries

## HDMI TX Parameters and Interface Signals

Table 3-7. Input and Output for YCbCr422 Mode and Audio Mode Enabled

Signal Name	Direction Width		Description
SYS_CLK_I	Input	1-bit	System clock, usually the same clock as the display controller
RESET_N_I	Input	1-bit	Asynchronous Active -Low reset signal
VIDEO_DATA_VAL_ID_I Input		1-bit	Video data valid input

LANE1_CLK_I	Input	1-bit	TX clock for “lane from XCVE lane 1” channel from XCVR
LANE1_CLK_LOC_K	Input	1-bit	TX_CLK_STABLE for lane from XCVE lane 1
LANE2_CLK_I	Input	1-bit	TX clock for “lane from XCVE lane 2” channel from XCVR
LANE2_CLK_LOC_K	Input	1-bit	TX_CLK_STABLE for lane from XCVE lane 2
LANE3_CLK_I	Input	1-bit	TX clock for “lane from XCVE lane 3” channel from XCVR
LANE3_CLK_LOC_K	Input	1-bit	TX_CLK_STABLE for lane from XCVE lane 3
H_SYNC_I	Input	1-bit	Horizontal sync pulse
V_SYNC_I	Input	1-bit	Vertical sync pulse
PACKET_HEADER_I	Input	PIXELS_PER_CLK*1	Packet header for audio packet data
DATA_Y_I	Input	PIXELS_PER_CLK*DATA_WIDTH Input “Y” data	
DATA_C_I	Input	PIXELS_PER_CLK*DATA_WIDTH Input “C” data	
AUX_DATA_Y_I	Input	PIXELS_PER_CLK*4	Audio packet “Y” channel data
AUX_DATA_C_I	Input	PIXELS_PER_CLK*4	Audio packet “C” channel data
TMDS_R_O	Output	PIXELS_PER_CLK*10	Encoded “C” data
TMDS_G_O	Output	PIXELS_PER_CLK*10	Encoded “Y” data

TMDS_B_O	Output	PIXELS_PER_CLK*10	Encoded data related to sync information
----------	--------	-------------------	--

User Guide

DS50003319C – 12

© 2024 Microchip Technology Inc. and its subsidiaries

## Register Map and Descriptions

### 4. Register Map and Descriptions (Ask a Question)

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00	SCRAMBLER_IP_EN	7:0								START
		15:8								
		23:16								
		31:24								
0x04	XCVR_DATA_LANE_0_SEL	7:0								START[1:0]
		15:8								
		23:16								
		31:24								

User Guide

DS50003319C – 13

© 2024 Microchip Technology Inc. and its subsidiaries

## Register Map and Descriptions

### 4.1 SCRAMBLER\_IP\_EN (Ask a Question)

Name: SCRAMBLER\_IP\_EN

Offset: 0x000

Reset: 0x0

Property: Write-only

Scrambler Enable Control Register. This register must be written to obtain 4kp60 Support for the HDMI TX IP

Bit 31 30 29 28 27 26 25 24

Access

Reset

Bit 23 22 21 20 19 18 17 16

Access

Reset

Bit 15 14 13 12 11 10 9 8

Access

Reset

Bit 7 6 5 4 3 2 1 0

							START
--	--	--	--	--	--	--	-------

Access W Reset 0

Bit 0 – START Writing “1” to this bit initiates Scrambler data transfer is enabled. HDMI 2.0 does employ a form of scrambling known as 8b/10b encoding. This encoding scheme is used to transmit data over the HDMI interface reliably and efficiently.

User Guide

DS50003319C – 14

© 2024 Microchip Technology Inc. and its subsidiaries

Register Map and Descriptions

4.2 XCVR\_DATA\_LANE\_0\_SEL (Ask a Question)

Name: XCVR\_DATA\_LANE\_0\_SEL

Offset: 0x004

Reset: 0x1

Property: Write-only

XCVR\_DATA\_LANE\_0\_SEL register selects the data need to transfer to the XCVR from HDMI TX IP for obtaining the clock for Full HD, 4kp30, 4kp60.

Bit 31 30 29 28 27 26 25 24

--	--	--	--	--	--	--	--

Access

Reset

Bit 23 22 21 20 19 18 17 16

--	--	--	--	--	--	--	--

Access

Reset

Bit 15 14 13 12 11 10 9 8

--	--	--	--	--	--	--	--

Access

Reset

Bit 7 6 5 4 3 2 1 0

						START[1:0]
--	--	--	--	--	--	------------

Access W W Reset 0 1

Bits 1:0 – START[1:0] Writing “10” to this bits initiates 4KP60 is enabled and the XCVR data-rate is given as FFFF\_00000.

User Guide

## Testbench Simulation

### 5. Testbench Simulation (Ask a Question)

Testbench is provided to check the functionality of HDMI TX core. Testbench works only in native interface with 1 pixel per clock and audio mode enabled.


The following table lists the parameters that are configured according to the application.

Table 5-1. Testbench Configuration Parameter

Name	Default Parameters
Color Format (g_COLOR_FORMAT)	RGB
Bits per component (g_BITS_PER_COMPONENT)	8
Number of Pixels (g_PIXELS_PER_CLK)	1
4Kp60 Support (g_4K60_SUPPORT)	0
Audio Mode (g_AUX_CHANNEL_ENABLE)	1 (Enable)
Interface (G_FORMAT)	0 (Disable)

To simulate the core using the testbench, perform the following steps:

1. In the Design Flow window, expand Create Design.
2. Right-click Create SmartDesign Testbench, and then click Run, as shown in the following figure. Figure 5-1. Creating SmartDesign Testbench



3. Enter a name for the SmartDesign testbench, and then click OK.

Figure 5-2. Naming SmartDesign Testbench



SmartDesign testbench is created, and a canvas appears to the right of the Design Flow pane.

## User Guide

DS50003319C – 16


© 2024 Microchip Technology Inc. and its subsidiaries

## Testbench Simulation

4. Navigate to Libero® SoC Catalog, select View > Windows > IP Catalog, and then expand Solutions Video. Double-click HDMI TX IP (v5.2.0), and then click OK.

5. In the Parameter Configurator window, select the required Number of Pixels value, as shown in the following figure.

Figure 5-3. Parameter Configuration




6. Select all the ports, right-click and select Promote to Top Level.

7. On the SmartDesign toolbar, click Generate Component.

8. On the Stimulus Hierarchy tab, right-click HDMI\_TX\_TB testbench file, and then click Simulate Pre-Synth Design > Open Interactively.

The ModelSim® tool opens with the testbench, as shown in the following figure. Figure 5-4. ModelSim Tool with HDMI TX Testbench File



Important: If the simulation is interrupted due to the run time limit specified in the DO file, use the run - all command to complete the simulation.

## User Guide

DS50003319C – 17


© 2024 Microchip Technology Inc. and its subsidiaries

## Testbench Simulation

### 5.1 Timing Diagrams (Ask a Question)


The following timing diagram for HDMI TX IP shows video data and control data periods for 1 pixel per clock.

Figure 5-5. HDMI TX IP Timing Diagram of Video Data for 1 Pixel Per Clock



The following diagram shows the four combinations of control data.

Figure 5-6. HDMI TX IP Timing Diagram of Control Data for 1 Pixel Per Clock



## User Guide

## System Integration

## 6. System Integration (Ask a Question)

This section shows a sample design description.

The following table lists the configurations of PF XCVR, PF TX PLL, and PF CCC.

Table 6-1. PF XCVR, PF TX PLL, and PF CCC Configurations

Resolution		Bit Width PF XCVR Configuration			PF TX PLL Configuration		PF CCC Configuration	
		TX Data Rate	TX Clock Division Factor	TX PCS Fabric Width	Desired Output Bit Clock	Reference Clock Frequency	Input Frequency	Output Frequency
1PXL (1080p60) 8		1485	4	10	5940	148.5	NA	NA
1PXL (1080p30) 10		925	4	10	3700	148.5	92.5	74
	$\frac{1}{2}$	1113.75	4	10	4455	148.5	111.375	74.25
	$\frac{1}{6}$	1485	4	10	5940	148.5	148.5	74.25
4PXL (1080p60) 10		1860	4	40	7440	148.5	46.5	37.2
	$\frac{1}{2}$	2229	4	40	8916	148.5	55.725	37.15
	$\frac{1}{6}$	2970	2	40	5940	148.5	74.25	37.125

	8	2970	2	40	5940	148.5	NA	NA
4PXL (4kp30)	10	3712.5	2	40	7425	148.5	92.812	74.25
	12	4455	1	40	4455	148.5	111.375	74.25
	16	5940	1	40	5940	148.5	148.5	74.25
	4PXL (4Kp60)	8	5940	1	40	5940	148.5	NA

HDMI TX Sample Design, when configured in g\_BITS\_PER\_COMPONENT = 8-bit and

g\_PIXELS\_PER\_CLK = 1 PXL mode, is shown in the following figure.

Figure 6-1. HDMI TX Sample Design

HDMI\_TX\_C0\_0

PF\_INIT\_MONITOR\_C0\_0

```
FABRIC_POR_N
PCIE_INIT_DONE
USRAM_INIT_DONE
SRAM_INIT_DONE
DEVICE_INIT_DONE
XCVR_INIT_DONE
USRAM_INIT_FROM_SNVM_DONE
USRAM_INIT_FROM_UPROM_DONE
USRAM_INIT_FROM_SPI_DONE
SRAM_INIT_FROM_SNVM_DONE
SRAM_INIT_FROM_UPROM_DONE
SRAM_INIT_FROM_SPI_DONE
AUTOCALIB_DONE
```

PF\_INIT\_MONITOR\_C0

CORERESET\_PF\_C0\_0

CLK  
EXT\_RST\_N  
BANK\_x\_VDDI\_STATUS  
BANK\_y\_VDDI\_STATUS  
PLL\_POWERDOWN\_B  
PLL\_LOCK  
FABRIC\_RESET\_N  
SS\_BUSY  
INIT\_DONE  
FF\_US\_RESTORE  
FPGA\_POR\_N

CORERESET\_PF\_C0

## Display\_Controller\_C0\_0

```
FRAME_END_O  
H_SYNC_O  
RESETN_I  
V_SYNC_O  
SYS_CLK_I  
V_ACTIVE_O  
ENABLE_I  
DATA_TRIGGER_O  
H_RES_O[15:0]  
V_RES_O[15:0]
```

## Display\_Controller\_C0

```
pattern_generator_verilog_pattern_0
```

DATA\_VALID\_O

SYS\_CLK\_I

FRAME\_END\_O

RESET\_N\_I

LINE\_END\_O

DATA\_EN\_I

RED\_O[7:0]

FRAME\_END\_I

GREEN\_O[7:0]

PATTERN\_SEL\_I[2:0]

BLUE\_O[7:0]

BAYER\_O[7:0]

Test\_Pattern\_Generator\_C1

PF\_XCVR\_REF\_CLK\_C0\_0

RESET\_N\_I  
SYS\_CLK\_I  
VIDEO\_DATA\_VALID\_I  
R\_CLK\_I  
R\_CLK\_LOCK  
G\_CLK\_I  
G\_CLK\_LOCK  
TMDS\_R\_O[9:0]  
B\_CLK\_I  
TMDS\_G\_O[9:0]  
B\_CLK\_LOCK  
TMDS\_B\_O[9:0]  
V\_SYNC\_I  
XCVR\_LANE\_0\_DATA\_O[9:0]  
H\_SYNC\_I  
.DATA\_R\_I[7:0]  
DATA\_R\_I[7:0]  
.DATA\_G\_I[7:0]  
DATA\_G\_I[7:0]  
.DATA\_B\_I[7:0]  
DATA\_B\_I[7:0]

HDMI\_TX\_C0

PF\_TX\_PLL\_C0\_0

PF\_XCVR\_ERM\_C0\_0

PADs\_OUT.

LANE3\_TXD\_N  
CLKS\_FROM\_TXPLL\_0  
LANE3\_TXD\_P  
LANE0\_IN  
LANE2\_TXD\_N  
LANE0\_PCS\_ARST\_N  
LANE2\_TXD\_P  
LANE0\_PMA\_ARST\_N  
LANE1\_TXD\_N  
LANE0\_TX\_DATA[9:0]  
LANE1\_TXD\_P  
LANE1\_IN  
LANE0\_TXD\_N  
LANE1\_PCS\_ARST\_N  
LANE0\_TXD\_P  
LANE1\_PMA\_ARST\_N  
LANE0\_OUT  
LANE1\_TX\_DATA[9:0]  
LANE0\_TX\_CLK\_R  
LANE2\_IN  
LANE0\_TX\_CLK\_STABLE  
LANE2\_PCS\_ARST\_N  
LANE1\_OUT  
LANE2\_PMA\_ARST\_N  
LANE1\_TX\_CLK\_R  
LANE2\_TX\_DATA[9:0]  
LANE1\_TX\_CLK\_STABLE  
LANE3\_IN  
LANE2\_OUT  
LANE3\_PCS\_ARST\_N  
LANE2\_TX\_CLK\_R  
LANE3\_PMA\_ARST\_N  
LANE2\_TX\_CLK\_STABLE  
LANE3\_TX\_DATA[9:0] LANE3\_OUTLANE3\_TX\_CLK\_R

LANE3\_TX\_CLK\_STABLE

PF\_XCVR\_ERM\_C0

LANE3\_TXD\_N LANE3\_TXD\_P LANE2\_TXD\_N LANE2\_TXD\_P LANE1\_TXD\_N LANE1\_TXD\_P LANE0\_TXD\_N  
LANE0\_TXD\_P

PATTERN\_SEL\_I[2:0] REF\_CLK\_PAD\_P REF\_CLK\_PAD\_N

REF\_CLK\_PAD\_P

REF\_CLK\_PAD\_NREF\_CLK

REF\_CLKPLL\_LOCKCLKS\_TO\_XCVR

PF\_XCVR\_REF\_CLK\_C0

PF\_TX\_PLL\_C0

For Example, in 8-bit configurations, the following components are the part of the design:

- PF\_XCVR\_ERM (PF\_XCVR\_ERM\_C0\_0) is configured for data rate of 1485 Mbps in PMA mode for TX only, with the data width configured as 10 bit for 1pxl mode and 148.5 MHz reference clock, based on the preceding table settings

- LANE0\_TX\_CLK\_R output of PF\_XCVR\_ERM\_C0\_0 is generated as 148.5 MHz clock, based on the preceding table settings
- SYS\_CLK\_I (HDMI\_TX\_C0, Display\_Controller\_C0, pattern\_generator\_C0, CORERESET\_PF\_C0, and PF\_INIT\_MONITOR\_C0) are driven by LANE0\_TX\_CLK\_R, which is 148.5 MHz
- R\_CLK\_I, G\_CLK\_I, and B\_CLK\_I are driven by LANE3\_TX\_CLK\_R, LANE2\_TX\_CLK\_R, and LANE1\_TX\_CLK\_R, respectively

## User Guide

DS50003319C – 19

© 2024 Microchip Technology Inc. and its subsidiaries

## System Integration

Sample integration for, g\_BITS\_PER\_COMPONENT = 8 and g\_PIXELS\_PER\_CLK = 4. For Example, in 8-bit configurations, the following components are the part of the design:

- PF\_XCVR\_ERM (PF\_XCVR\_ERM\_C0\_0) is configured for data rate of 2970 Mbps in PMA mode for

TX only, with the data width configured as 40-bit for 1pxl mode and 148.5 MHz reference clock based on the preceding table settings

- LANE0\_TX\_CLK\_R output of PF\_XCVR\_ERM\_C0\_0 is generated as 74.25 MHz clock, based on the preceding table settings

- SYS\_CLK\_I (HDMI\_TX\_C0, Display\_Controller\_C0, pattern\_generator\_C0, CORERESET\_PF\_C0, and PF\_INIT\_MONITOR\_C0) are driven by LANE0\_TX\_CLK\_R, which is 148.5 MHz

- R\_CLK\_I, G\_CLK\_I, and B\_CLK\_I are driven by LANE3\_TX\_CLK\_R, LANE2\_TX\_CLK\_R, and LANE1\_TX\_CLK\_R, respectively

HDMI TX Sample Design, when configured in g\_BITS\_PER\_COMPONENT = 12 Bit and g\_PIXELS\_PER\_CLK = 1 PXL mode, shown in the following figure.

Figure 6-2. HDMI TX Sample Design

PF\_XCVR\_ERM\_C0\_0

PATTERN\_SEL\_I[2:0]

REF\_CLK\_PAD\_P REF\_CLK\_PAD\_N

PF\_CCC\_C1\_0

REF\_CLK\_0 OUT0\_FABCLK\_0PLL\_LOCK\_0

PF\_CCC\_C1

PF\_INIT\_MONITOR\_C0\_0

CORERESET\_PF\_C0\_0

CLK

EXT\_RST\_N

BANK\_x\_VDDI\_STATUS

BANK\_y\_VDDI\_STATUS

PLL\_POWERDOWN\_B

PLL\_LOCK

FABRIC\_RESET\_N

SS\_BUSY

INIT\_DONE

FF\_US\_RESTORE

FPGA\_POR\_N

CORERESET\_PF\_C0

Display\_Controller\_C0\_0

```
FRAME_END_O
H_SYNC_O
RESETN_I
V_SYNC_O
SYS_CLK_I
V_ACTIVE_O
ENABLE_I
DATA_TRIGGER_O
H_RES_O[15:0]
V_RES_O[15:0]
```

Display\_Controller\_C0

pattern\_generator\_verilog\_pattern\_0

DATA\_VALID\_O

SYS\_CLK\_I

FRAME\_END\_O

RESET\_N\_I

LINE\_END\_O

DATA\_EN\_I

RED\_O[7:0]

FRAME\_END\_I

GREEN\_O[7:0]

PATTERN\_SEL\_I[2:0]

BLUE\_O[7:0]

BAYER\_O[7:0]

Test\_Pattern\_Generator\_C0

PF\_XCVR\_REF\_CLK\_C0\_0

REF\_CLK\_PAD\_P

REF\_CLK\_PAD\_NREF\_CLK

PF\_XCVR\_REF\_CLK\_C0

HDMI\_TX\_0

RESET\_N\_I  
SYS\_CLK\_I  
VIDEO\_DATA\_VALID\_I  
R\_CLK\_I  
R\_CLK\_LOCK  
G\_CLK\_I  
G\_CLK\_LOCK  
TMDS\_R\_O[9:0]  
B\_CLK\_I  
TMDS\_G\_O[9:0]  
B\_CLK\_LOCK  
TMDS\_B\_O[9:0]  
V\_SYNC\_I  
XCVR\_LANE\_0\_DATA\_O[9:0]  
H\_SYNC\_I  
DATA\_R\_I[11:0]  
DATA\_R\_I[11:4]  
DATA\_G\_I[11:0]  
DATA\_G\_I[11:4]  
DATA\_B\_I[11:0]  
DATA\_B\_I[11:4]

HDMI\_TX\_C0

PF\_TX\_PLL\_C0\_0

PADs\_OUT  
CLKS\_FROM\_TXPLL\_0  
LANE3\_TXD\_N

LANE0\_IN  
LANE3\_TXD\_P  
LANE0\_PCS\_ARST\_N  
LANE2\_TXD\_N  
LANE0\_PMA\_ARST\_N  
LANE2\_TXD\_P  
LANE0\_TX\_DATA[9:0]  
LANE1\_TXD\_N  
LANE1\_IN  
LANE1\_TXD\_P  
LANE1\_PCS\_ARST\_N  
LANE0\_TXD\_N  
LANE1\_PMA\_ARST\_N  
LANE0\_TXD\_P  
LANE1\_TX\_DATA[9:0]  
LANE0\_OUT  
LANE2\_IN  
LANE1\_OUT  
LANE2\_PCS\_ARST\_N  
LANE1\_TX\_CLK\_R  
LANE2\_PMA\_ARST\_N  
LANE1\_TX\_CLK\_STABLE  
LANE2\_TX\_DATA[9:0] LANE2\_OUT LANE3\_IN  
LANE2\_TX\_CLK\_R  
LANE3\_PCS\_ARST\_N  
LANE2\_TX\_CLK\_STABLE  
LANE3\_PMA\_ARST\_N  
LANE3\_OUT  
LANE3\_TX\_DATA[9:0]  
LANE3\_TX\_CLK\_R  
LANE3\_TX\_CLK\_STABLE

PF\_XCVR\_ERM\_C0

LANE3\_TXD\_N LANE3\_TXD\_P LANE2\_TXD\_N LANE2\_TXD\_P LANE1\_TXD\_N LANE1\_TXD\_P LANE0\_TXD\_N  
LANE0\_TXD\_P

FABRIC\_POR\_N  
PCIE\_INIT\_DONE  
USRAM\_INIT\_DONE  
SRAM\_INIT\_DONE  
DEVICE\_INIT\_DONE  
XCVR\_INIT\_DONE  
USRAM\_INIT\_FROM\_SNVM\_DONE  
USRAM\_INIT\_FROM\_UPROM\_DONE  
USRAM\_INIT\_FROM\_SPI\_DONE  
SRAM\_INIT\_FROM\_SNVM\_DONE  
SRAM\_INIT\_FROM\_UPROM\_DONE  
SRAM\_INIT\_FROM\_SPI\_DONE  
AUTOCALIB\_DONE

REF\_CLKPLL\_LOCKCLKS\_TO\_XCVR

PF\_INIT\_MONITOR\_C0

## PF\_TX\_PLL\_C0

Sample integration for, g\_BITS\_PER\_COMPONENT > 8 and g\_PIXELS\_PER\_CLK = 1. For Example, in 12-bit configurations, the following components are the part of the design:

- PF\_XCVR\_ERM (PF\_XCVR\_ERM\_C0\_0) is configured for data rate of 111.375 Mbps in PMA mode for TX only, with the data width configured as 10 bit for 1pxl mode and 1113.75 Mbps reference clock, based on the Table 6-1 settings
- LANE1\_TX\_CLK\_R output of PF\_XCVR\_ERM\_C0\_0 is generated as 111.375 MHz clock, based on the Table 6-1 settings
- R\_CLK\_I, G\_CLK\_I, and B\_CLK\_I are driven by LANE3\_TX\_CLK\_R, LANE2\_TX\_CLK\_R, and LANE1\_TX\_CLK\_R, respectively
- PF\_CCC\_C0 generates a clock named OUT0\_FABCLK\_0, with a frequency of 74.25 MHz, when input clock is 111.375 MHz, which is driven by LANE1\_TX\_CLK\_R
- SYS\_CLK\_I (HDMI\_TX\_C0, Display\_Controller\_C0, pattern\_generator\_C0, CORERESTORESET\_PF\_C0, and PF\_INIT\_MONITOR\_C0) is driven by OUT0\_FABCLK\_0, which is 74.25 MHz

Sample integration for, g\_BITS\_PER\_COMPONENT > 8 and g\_PIXELS\_PER\_CLK = 4. For Example, in 12-bit configurations, the following components are the part of the design:

- PF\_XCVR\_ERM (PF\_XCVR\_ERM\_C0\_0) is configured for data rate of 4455 Mbps in PMA mode for TX only, with the data width configured as 40 bit for 4pxl mode and 111.375 MHz reference clock, based on the Table 6-1 settings
- LANE1\_TX\_CLK\_R output of PF\_XCVR\_ERM\_C0\_0 is generated as 111.375 MHz clock, based on the Table 6-1 settings

## User Guide

DS50003319C – 20

© 2024 Microchip Technology Inc. and its subsidiaries

## System Integration

- R\_CLK\_I, G\_CLK\_I, and B\_CLK\_I are driven by LANE3\_TX\_CLK\_R, LANE2\_TX\_CLK\_R, and LANE1\_TX\_CLK\_R, respectively
- PF\_CCC\_C0 generates a clock named OUT0\_FABCLK\_0, with a frequency of 74.25 MHz, when input clock is 111.375 MHz, which is driven by LANE1\_TX\_CLK\_R
- SYS\_CLK\_I (HDMI\_TX\_C0, Display\_Controller\_C0, pattern\_generator\_C0, CORERESTORESET\_PF\_C0, and PF\_INIT\_MONITOR\_C0) is driven by OUT0\_FABCLK\_0, which is 74.25 MHz

## User Guide

DS50003319C – 21

## Revision History

### 7. Revision History (Ask a Question)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 7-1. Revision History

Revision	Date	Description
C	05/2 024	<p>The following is the list of changes in revision C of the document:</p> <ul style="list-style-type: none"> <li>• Updated Introduction section</li> <li>• Removed resource utilization tables for one pixel and four pixels and added Table 2 and Table 3 in 1. Resource Utilization section</li> <li>• Updated Table 3-1 in the 3.1. Configuration Parameters section</li> <li>• Added Table 3-6 and Table 3-7 in the 3.2. Ports section</li> <li>• Added 6. System Integration section</li> </ul>
B		<p>09/2022 The following is the list of changes in revision B of the document:</p> <ul style="list-style-type: none"> <li>• Updated the content of Features and Introduction</li> <li>• Added Figure 2-2 for disabled Audio Mode</li> <li>• Added Table 3-4 and Table 3-5</li> <li>• Updated the Table 3-2 and Table 3-3</li> <li>• Updated Table 3-1</li> <li>• Updated 1. Resource Utilization</li> <li>• Updated Figure 1-1</li> <li>• Updated Figure 5-3</li> </ul>
A		<p>04/2022 The following is the list of changes in revision A of the document:</p> <ul style="list-style-type: none"> <li>• The document was migrated to the Microchip template</li> <li>• The document number was updated to DS50003319 from 50200863</li> </ul>
2.0	—	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> <li>• Added Features and Supported Families sections</li> </ul>
1.0		08/2021 Initial revision

## User Guide

DS50003319C – 22

© 2024 Microchip Technology Inc. and its subsidiaries

## Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at [www.microchip.com/support](http://www.microchip.com/support). Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044

## Microchip Information

### The Microchip Website

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions. Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support) Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

#### User Guide

DS50003319C – 23

© 2024 Microchip Technology Inc. and its subsidiaries

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

#### Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at [www.microchip.com/en-us/support/design-help/](http://www.microchip.com/en-us/support/design-help/) client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic

## User Guide

DS50003319C – 24

© 2024 Microchip Technology Inc. and its subsidiaries

Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies. © 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved. ISBN:

## Quality Management System

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).

## User Guide

DS50003319C – 25

Worldwide Sales and Service

AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: [\*\*480-792-7200\*\*](tel:480-792-7200)

Fax: [\*\*480-792-7277\*\*](tel:480-792-7277)

Technical Support:

[www.microchip.com/support](http://www.microchip.com/support) Web Address:

[www.microchip.com](http://www.microchip.com)

Atlanta

Duluth, GA

Tel: [\*\*678-957-9614\*\*](tel:678-957-9614)

Fax: [\*\*678-957-1455\*\*](tel:678-957-1455)

Austin, TX

Tel: [\*\*512-257-3370\*\*](tel:512-257-3370)

Boston

Westborough, MA

Tel: [\*\*774-760-0087\*\*](tel:774-760-0087)

Fax: [\*\*774-760-0088\*\*](tel:774-760-0088)

Chicago

Itasca, IL

Tel: [\*\*630-285-0071\*\*](tel:630-285-0071)

Fax: [\*\*630-285-0075\*\*](tel:630-285-0075)

Dallas

Addison, TX

Tel: [972-818-7423](#)

Fax: [972-818-2924](#)

Detroit

Novi, MI

Tel: [248-848-4000](#)

Houston, TX

Tel: [281-894-5983](#)

Indianapolis

Noblesville, IN

Tel: [317-773-8323](#)

Fax: [317-773-5453](#)

Tel: [317-536-2380](#)

Los Angeles

Mission Viejo, CA

Tel: [949-462-9523](#)

Fax: [949-462-9608](#)

Tel: [951-273-7800](#)

Raleigh, NC

Tel: [919-844-7510](#)

New York, NY

Tel: [631-435-6000](#)

San Jose, CA

Tel: [408-735-9110](#)

Tel: [408-436-4270](#)

Canada – Toronto

Tel: [905-695-1980](#)

Fax: [905-695-2078](#)

Australia – Sydney Tel: 61-2-9868-6733 China – Beijing

Tel: 86-10-8569-7000 China – Chengdu

Tel: 86-28-8665-5511 China – Chongqing Tel: 86-23-8980-9588 China – Dongguan Tel: 86-769-8702-9880 China – Guangzhou Tel: 86-20-8755-8029 China – Hangzhou Tel: 86-571-8792-8115 China – Hong Kong SAR Tel: 852-2943-5100 China – Nanjing

Tel: 86-25-8473-2460 China – Qingdao

Tel: 86-532-8502-7355 China – Shanghai

Tel: 86-21-3326-8000 China – Shenyang Tel: 86-24-2334-2829 China – Shenzhen Tel: 86-755-8864-2200 China – Suzhou

Tel: 86-186-6233-1526 China – Wuhan

Tel: 86-27-5980-5300 China – Xian

Tel: 86-29-8833-7252 China – Xiamen

Tel: 86-592-2388138 China – Zhuhai

Tel: 86-756-3210040

India – Bangalore

Tel: 91-80-3090-4444

India – New Delhi

Tel: 91-11-4160-8631

India – Pune

Tel: 91-20-4121-0141

Japan – Osaka

Tel: 81-6-6152-7160

Japan – Tokyo

Tel: 81-3-6880- 3770

Korea – Daegu

Tel: 82-53-744-4301

Korea – Seoul

Tel: 82-2-554-7200

Malaysia – Kuala Lumpur Tel: 60-3-7651-7906

Malaysia – Penang

Tel: 60-4-227-8870

Philippines – Manila

Tel: 63-2-634-9065

Singapore

Tel: 65-6334-8870

Taiwan – Hsin Chu

Tel: 886-3-577-8366

Taiwan – Kaohsiung

Tel: 886-7-213-7830

Taiwan – Taipei

Tel: 886-2-2508-8600

Thailand – Bangkok

Tel: 66-2-694-1351

Vietnam – Ho Chi Minh

Tel: 84-28-5448-2100

User Guide

Austria – Wels

Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark – Copenhagen

Tel: 45-4485-5910

Fax: 45-4485-2829

Finland – Espoo

Tel: 358-9-4520-820

France – Paris

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany – Garching

Tel: 49-8931-9700

Germany – Haan

Tel: 49-2129-3766400

Germany – Heilbronn

Tel: 49-7131-72400

Germany – Karlsruhe

Tel: 49-721-625370

Germany – Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany – Rosenheim

Tel: 49-8031-354-560

Israel – Hod Hasharon

Tel: 972-9-775-5100

Italy – Milan

Tel: 39-0331-742611

Fax: 39-0331-466781

Italy – Padova

Tel: 39-049-7625286

Netherlands – Drunen

Tel: 31-416-690399

Fax: 31-416-690340

Norway – Trondheim

Tel: 47-72884388

Poland – Warsaw

Tel: 48-22-3325737

Romania – Bucharest

Tel: 40-21-407-87-50

Spain – Madrid

Tel: 34-91-708-08-90

Fax: 34-91-708-08-91

Sweden – Gothenberg

Tel: 46-31-704-60-40

Sweden – Stockholm

Tel: 46-8-5090-4654

UK – Wokingham

Tel: 44-118-921-5800

Fax: 44-118-921-5820

DS50003319C – 26

© 2024 Microchip Technology Inc. and its subsidiaries

## Documents / Resources

	<p><b>MICROCHIP DS50003319C-13 Ethernet HDMI TX IP</b> [pdf] User Guide DS50003319C - 13, DS50003319C - 2, DS50003319C - 3, DS50003319C-13 Ethernet HDMI TX IP, DS50003319C-13, Ethernet HDMI TX IP, HDMI TX IP, IP</p>
---	---

## References

- [Design Help and Other Services | Microchip Technology](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-F2BE5F55A69A&pub\\_lang=en-US&pub\\_ver=4&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-1E6B70AB-E57F-4195-A28B-568B47579B5A&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-F2BE5F55A69A&pub\\_lang=en-US&pub\\_ver=4&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-4E2B59F6-1CD8-4986-BFD4-EEB67F9D3260&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-F2BE5F55A69A&pub\\_lang=en-US&pub\\_ver=4&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-5C53A12D-9A75-4C7F-A863-9EB386FD060B&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-F2BE5F55A69A&pub\\_lang=en-US&pub\\_ver=4&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-5F4712BA-BBA2-47C8-A42A-4A458C9DF4A7&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-F2BE5F55A69A&pub\\_lang=en-US&pub\\_ver=4&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-6B5CF614-E556-4358-A6BF-CAB0ACBD5394&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-F2BE5F55A69A&pub\\_lang=en-US&pub\\_ver=4&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-84DE83CB-5222-488A-A101-B1CEBF5859DA&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-](#)

[F2BE5F55A69A&pub\\_lang=en-US&pub\\_ver=4&pub\\_type=User%20Guide&bu=fpga&tpc\\_guid=GUID-976F8D6C-9A19-4E13-B899](#)

[34FE11508154&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)

- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-B0C05B4C-236E-4430-A800](#)

[FF486B924BF3&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)

- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-BB256B28-711C-4033-90B8-](#)

[C798785E486D&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)

- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-C49D4455-00B1-4589-97E3-](#)

[342B9EB087CD&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)

- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-D0B1EA3B-0CB6-4E80-9273-](#)

[0BD9A871E4C7&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)

- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-E0B5ACE3-C7A6-461F-B97D-](#)

[A4DB9A106A42&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)

- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-E90AEAE2-F4FD-41AD-A6BE-FEB5141C-DCA5-4CA8-BDA7-](#)

[3659A208C831&cover\\_title=HDMI%20TX%20IP%20User%20Guide&tech\\_support](#)

- [Empowering Innovation | Microchip Technology](#)

- [Empowering Innovation | Microchip Technology](#)

- [Microchip Lightning Support](#)

- [User Manual](#)

#### [Manuals+ Privacy Policy](#)

This website is an independent publication and is neither affiliated with nor endorsed by any of the trademark owners. The "Bluetooth®" word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. The "Wi-Fi®" word mark and logos are registered trademarks owned by the Wi-Fi Alliance. Any use of these marks on this website does not imply any affiliation with or endorsement.