



# MICROCHIP AN4229 Risc V Processor Subsystem User Guide


[Home](#) » [MICROCHIP](#) » MICROCHIP AN4229 Risc V Processor Subsystem User Guide 

## Contents

- [1 MICROCHIP AN4229 Risc V Processor Subsystem](#)
- [2 Product Information](#)
- [3 Product Usage Instructions](#)
- [4 Introduction \(Ask a Question\)](#)
- [5 Design Prerequisites \(Ask a Question\)](#)
- [6 Design Description \(Ask a Question\)](#)
- [7 Hardware Implementation \(Ask a Question\)](#)
- [8 Software Implementation \(Ask a Question\)](#)
- [9 Setting Up the Demo \(Ask a Question\)](#)
- [10 Running the Demo \(Ask a Question\)](#)
- [11 Appendix 1: Programming the RT PolarFire Device and SPI Flash Using FlashPro Express \(Ask a Question\)](#)
- [12 Appendix 2: Running the TCL Script \(Ask a Question\)](#)
- [13 Revision History \(Ask a Question\)](#)
- [14 Documents / Resources](#)
  - [14.1 References](#)
- [15 Related Posts](#)



**MICROCHIP AN4229 Risc V Processor Subsystem**



## Product Information

### Specifications

- Product Name: RT PolarFire
- Model: AN4229
- Processor Subsystem: RISC-V
- Power Requirements: 12V/5A AC power adapter
- Interface: USB 2.0 A to mini-B, Micro B USB 2.0

## Product Usage Instructions

### Design Requirements

The hardware and software requirements for building a Mi-V processor subsystem are as follows:

- 12V/5A AC power adapter and cord
- USB 2.0 A to mini-B cable
- Micro B USB 2.0 cable
- Refer to the readme.txt file in the design files for all software versions needed

### Design Prerequisites

Before starting the design process, ensure the following steps are performed:

- [List of prerequisites]

### Design Description

MIV\_RV32 is a processor core designed to implement the RISC-V instruction set. The core can be implemented on an FPGA.

FAQ

- **Q: What are the hardware requirements for RT PolarFire?**  
A: The hardware requirements include a 12V/5A AC power adapter and cord, USB 2.0 A to mini-B cable, and Micro B USB 2.0 cable.
- **Q: What is the processor subsystem of RT PolarFire?**  
A: The processor subsystem is based on the RISC-V architecture.

Introduction (Ask a Question)

Microchip offers the Mi-V processor IP and software toolchain at no cost to develop RISC-V processor based designs. RISC-V is a standard open Instruction Set Architecture (ISA) under the governance of the RISC-V foundation. It offers numerous benefits, which include enabling the open-source community to test and improve cores at a faster pace than closed ISAs. RT PolarFire® Field Programmable Gate Array (FPGAs) support Mi-V soft processors to run user applications. This application note describes how to build a Mi-V processor subsystem to execute a user application from the designated TCM memory initialized from the SPI Flash.

Design Requirements (Ask a Question)

The following table lists the hardware and software requirements for building a Mi-V processor subsystem.

Table 1-1. Design Requirements

Requirement	Description
Hardware Requirements	
RT PolarFire® Development Kit (RTPF500TS-1 CG1509M) 12V/5A AC power adapter and cord USB 2.0 A to mini-B cable Micro B USB 2.0 cable	REV 1.0
Software Requirements	
Libero® SoC FlashPro Express SoftConsole	See the readme.txt file in the design files for all software versions needed to create the Mi-V reference design

Design Prerequisites (Ask a Question)

Before you start, perform the following steps:


1. Download the reference design files from RT PolarFire: Building RISC-V Processor Subsystem.
2. Download and install Libero® SoC from the following link: Libero SoC v2024.1 or later.

Design Description (Ask a Question)

MIV\_RV32 is a processor core designed to implement the RISC-V instruction set. The core can be configured to have AHB, APB3, and AXI3/4 bus interfaces for peripheral and memory accesses. The following figure shows the top-level block diagram of the Mi-V subsystem built on RT PolarFire® FPGA.

The user application to be executed on Mi-V processor can be stored in an external SPI Flash. At device power-up, the system controller initializes the designated TCM with the user application. The system Reset is released after the TCM initialization is completed. If the user application is stored in SPI Flash, the System Controller uses the SC\_SPI interface for reading the user application from SPI Flash. The given user application prints the UART message “Hello World!” and blinks user LEDs on the board.


Figure 3-1. Block Diagram



Hardware Implementation (Ask a Question)

The following figure shows the Libero design of the Mi-V processor subsystem.

Figure 4-1. Mi-V Processor Subsystem



IP Blocks (Ask a Question)

The following table lists the IP blocks used in the Mi-V processor subsystem reference design and their function.

Table 4-1. IP Blocks Description

IP Name	Description
INIT_MONITOR	The RT PolarFire® Initialization Monitor gets the status of device and memory initialization
reset_syn	This is the CORERESET_PF IP instantiation which generates a system-level synchronous Reset for the Mi-V subsystem
CCC_0	The RT PolarFire Clock Conditioning Circuitry (CCC) block takes an input clock of 160 MHz from the PF_OSC block and generates a 83.33 MHz fabric clock for the Mi-V processor subsystem and other peripherals.
MIV_RV32_C0 (Mi-V Soft Processor IP)	The Mi-V soft processor default Reset Vector Address value is 0x8000_0000. After the device reset, the processor executes the application from 0x8000_0000. TCM is the main memory of the Mi-V processor and is memory mapped to 0x8000_0000. The TCM gets initialized with the user application which stored in the SPI Flash. In the Mi-V processor memory map, the 0x8000_0000 to 0x8000_FFFF range is defined for TCM memory interface and the 0x7000_0000 to 0x7FFF_FFFF range is defined for the APB interface.
MIV_ESS_C0_0	This MIV Extended Subsystem (ESS) is used to support GPIO and UART
CoreSPI_C0_0	CoreSPI is used to program the external SPI Flash
PF_SPI	PF_SPI macro interfaces the fabric logic to the external SPI Flash, which is connected to System Controller
PF_OSC	PF_OSC is a on board oscillator which generates 160 MHz output clock

Important: All the IP user guides and handbooks are available from Libero SoC > Catalog

### Memory Map (Ask a Question)

The following table lists the memory map of the memories and peripherals.

**Table 4-2. Memory Map Description**

Peripherals	Start Address
TCM	0x8000_0000
MIV_ESS_UART	0x7100_0000
MIV_ESS_GPIO	0x7500_0000


### Software Implementation (Ask a Question)

Microchip provides SoftConsole toolchain to build a RISC-V user application executable (.hex) file and debug it. The reference design files include the Firmware workspace that contains the MiV\_uart\_blinky software project. The MiV\_uart\_blinky user application is programmed on an external SPI Flash using Libero® SoC. The given user

application prints the UART message “Hello World!” and blinks user LEDs on the board.

As per the Libero SoC design memory map, the UART and GPIO peripheral addresses are mapped to 0x71000000 and 0x75000000, respectively. This information is provided in the hw\_platform.h file as shown in the following figure.


**Figure 5-1. Peripheral Mapping**



```
File Edit Source Refactor Navigate Search Project Git Run Window Help
MIV_uart_blinky Debug
Project Explorer
  MIV_uart_blinky
    Binaries
    Includes
    Debug
    drivers
    hal
    miv_rv32_hal
    Release
    hw_platform.h
    main.c
hw_platform.h
30 4. Define MSSC_STDIO_UART_BASE_ADDR if you want a CorsUARTpb mapped to
31 STDIO
32 /*
33
34 #ifndef HW_PLATFORM_H
35 #define HW_PLATFORM_H
36
37
38 /*
39 * Soft-processor clock definition
40 * This is the only clock brought over from the MI-V Libero design.
41 */
42 #ifndef SYS_CLK_FREQ
43 #define SYS_CLK_FREQ 83300000UL
44 #endif
45
46 /*
47 * Non-memory Peripheral base addresses
48 * Format of define is:
49 * <corename>_<instance>_BASE_ADDR
50 * The <instance> field is optional if there is only one instance of the core
51 * in the design
52 */
53 #define COREUARTAPB0_BASE_ADDR 0x71000000UL
54 #define COREGPIO_OUT_BASE_ADDR 0x75000000UL
55 #define FLASH_CORE_SPT_BASE 0x76000000UL
56
57 /*
58 * Peripheral Interrupts are mapped to the corresponding MI-V Soft processor
59 * interrupt from the Libero design.
60 *
61 * On the legacy RV32 cores, there can be up to 31 external interrupts (IRQ[30:0]
62 * pins). The legacy RV32 Soft processor external interrupts are defined in the
63 riscv_plic.h
```

The user application must be executed from the TCM memory (code, data, and stack). Therefore, the RAM address in the linker script is set to the starting address of the TCM memory as shown in the following figure.

**Figure 5-2. Linker Script**



```
File Edit Source Refactor Navigate Search Project Git Run Window Help
MIV_uart_blinky Debug
Project Explorer
  MIV_uart_blinky
    Binaries
    Includes
    Debug
    drivers
    hal
    miv_rv32_hal
    Release
    hw_platform.h
    main.c
miv-rv32-ram.ld
16 * 1) If you want to download and step debug at a different RAM memory address in
17 * your design (For example TCM base address) than the one provided in this file.
18 * 2) The MIV_RV32, when used with MIV_ESS IP, provides ways to copy the executable
19 * HEX file from external Non-Volatile memory into the TCM at reset. In this
20 * case your executable must be linked to the TCM address.
21 *
22 * To know more about the memory map of the MIV_RV32 based Libero design, open
23 * the MIV_RV32 IP configurator and look for "Reset Vector Address" and the
24 * "Memory Map" tab.
25 *
26 */
27
28 OUTPUT_ARCH( "riscv" )
29 ENTRY(_start)
30
31 MEMORY
32 {
33   ram (rwx) : ORIGIN = 0x80000000, LENGTH = 64k
34 }
35
36 STACK_SIZE = 2k; /* needs to be calculated for your application */
37 HEAP_SIZE = 1k; /* needs to be calculated for your application */
38
39 SECTIONS
40 {
41   .entry : AT(0x10)
42   {
43     KEEP (*(.SORT_NONE(.entry)))
44     = ALIGN(0x10);
45   } > ram
46
47   .text : ALIGN(0x10)
48   {
49     *(.text .text.* .gnu.linkonce.t.*)
50     *(.plt)
51     = ALIGN(0x10);
52   }
```

The linker script (miv-rv32-ram.ld) is available in the FW\MiV\_uart\_blinky\miv\_rv32\_hal folder of the design files. To build the user application, perform the following steps:

1. Create a Mi-V SoftConsole project
2. Download the MIV\_RV32 HAL files and drivers from GitHub using the link as follows: [github.com/Mi-V-Soft-RISC-V/platform](https://github.com/Mi-V-Soft-RISC-V/platform)
3. Import the firmware drivers

4. Create the main.c file with application code
5. Map firmware drivers and the linker script
6. Map memory and peripheral addresses
7. Build the application

For more information about these steps, see AN4997: PolarFire FPGA Building a Mi-V Processor Subsystem. The .hex file is created after successful build and it is used for design and memory initialization configuration in Running the Demo.

## **Setting Up the Demo (Ask a Question)**

**To set up the demo, perform the following steps:**

1. Setting up the Hardware
2. Setting up the Serial Terminal (Tera Term)

### **Setting Up the Hardware (Ask a Question)**

Important: Mi-V application debugging using SoftConsole debugger will not work if System Controller Suspend Mode is enabled. The System Controller Suspend Mode is disabled for this design to demonstrate Mi-V application.

**To setup the hardware, perform the following steps:**

1. Power off the board using the SW7 switch.
2. Open J31 jumper to use the external FlashPro programmer or Close J31 jumper to use the embedded FlashPro programmer.  
Important: Embedded Flash Pro Programmer can only be used for Programming through Libero or FPEXpress it cannot be used for debugging Mi-V based Application.
3. Connect the host PC to the J24 connector using the USB cable.
4. To enable the SC\_SPI, 1-2 pins of jumper J8 should be closed.
5. Connect the FlashPro programmer to J3 connector (JTAG header) and use another USB cable to connect the FlashPro programmer to the Host PC.
6. Ensure that the USB to UART bridge drivers are automatically detected, which can be verified through the device manager on the host PC.  
Important: As shown in Figure 6-1, the port properties of COM16 show that it is connected to USB serial port. Hence, COM16 is selected in this example. The COM port number is system specific. If the USB to UART bridge drivers are not installed, download and install the drivers from [www.microchip.com/en-us/product/mcp2200](http://www.microchip.com/en-us/product/mcp2200).
7. Connect the power supply to J19 connector and switch ON the power supply using switch SW7.


### **Setting Up the Serial Terminal (Tera Term) (Ask a Question)**

The user application (MiV\_uart\_blinky.hex file) prints the "Hello World!" message on the serial terminal through the UART interface.

**To set up the serial terminal, perform the following steps:**


1. Launch Tera Term on the Host PC.
2. Select the identified COM Port in Tera Term as shown in the following figure.

**Figure 6-1. Identifying the COM Port**



3. From the Menu bar, select Setup > Serial port to set up the COM port.


**Figure 6-2. Setting Up the Serial Terminal**



4. Set the Speed (baud) to 115200 and Flow Control to none and click on New setting option as shown in the following figure.



**Figure 6-3. Setting Up the Baud Rate**



After the serial terminal is set up, next step is to program the RT PolarFire® device.

## Running the Demo (Ask a Question)

To run the demo, perform the following steps:

1. Generating the TCM Initialization Client
2. Programming the RT PolarFire® Device
3. Generating the SPI Flash Image
4. Programming the SPI Flash


### Generating the TCM Initialization Client (Ask a Question)

To initialize the TCM in RT PolarFire® using the system controller, a local parameters `l_cfg_hard_tcm0_en` in the `miv_rv32_subsys_pkg.v` file must be changed to `1'b1` before Synthesis. For more information, see the MIV\_RV32 User Guide.

In Libero® SoC, the Configure Design Initialization Data and Memories option generates the TCM initialization client and adds it to sNVM, µPROM, or an external SPI Flash, based on the type of non-volatile memory selected. In this application note, the TCM initialization client is stored in the SPI Flash. This process requires the user application executable file (.hex file). The hex file (\*.hex) is generated using SoftConsole application project. A sample user application is provided along with the design files. The user application file (.hex) is selected for creating the TCM initialization client using the following steps:


1. Launch Libero® SoC and run the script.tcl (Appendix 2: Running the TCL Script).
2. Select Configure Design Initialization Data and Memories > Libero Design Flow.
3. On the Fabric RAMs tab, select the TCM instance and double-click on it to open the Edit Fabric RAM Initialization Client dialog box, as shown in the following figure.
- 4.

**Figure 7-1. Selecting the TCM Instance**



In the Edit Fabric RAM Initialization Client dialog box, set Storage type to SPI-Flash. Then, select Content from file and click the Import (...) button as shown in the following figure.

**Figure 7-2. Importing the TCM Initialization Client**



## Programming the RT PolarFire Device (Ask a Question)

- The reference design files include the Mi-V processor subsystem project created using Libero® SoC. The RT PolarFire® device can be programmed using Libero SoC.
- The Libero SoC design flow is shown in the following figure.

Figure 7-3. Libero SoC Design Flow



To program the RT PolarFire device, open the Mi-V processor subsystem Libero project, which is created using the provided TCL scripts in Libero SoC, and double-click Run Program Action .

### Generating the SPI Flash Image (Ask a Question)


- To generate the SPI Flash image, double-click Generate SPI Flash Image on the Design Flow tab.
- When the SPI Flash image is generated successfully, a green tick mark appears next to Generate SPI Flash Image.

### Programming the SPI Flash (Ask a Question)

To program the SPI Flash image, perform the following steps:

1. Double-click Run PROGRAM\_SPI\_IMAGE on the Design Flow tab.
  2. Click Yes in the dialog box.
- When the SPI image is successfully programmed on to the device, a green tick mark appears next to Run PROGRAM\_SPI\_IMAGE.
  - After SPI Flash programming is completed, the TCM is ready. As a result, LEDs 1, 2, 3, and 4 blink, then prints are observed on the serial terminal, as shown in the following figure.

**Figure 7-4. UART Terminal**



**This concludes the demo.**

The RT PolarFire® device and the SPI Flash can also be programmed using FlashPro Express, see Appendix 1: Programming the RT PolarFire Device and SPI Flash Using FlashPro Express.


## **Appendix 1: Programming the RT PolarFire Device and SPI Flash Using FlashPro Express (Ask a Question)**

The reference design files include a programming job file for programming the RT PolarFire® device using FlashPro Express. This job file also includes the SPI Flash image, which is the TCM initialization client. FlashPro Express programs both the RT PolarFire device and the SPI Flash with this programming .job file. The programming .job file is available at DesignFiles\_directory\Programming\_files.

**To program the RT PolarFire device with the programming file using FlashPro Express, perform the following steps:**

1. Set up the hardware, see Setting Up the Hardware.
2. On the host PC, launch the FlashPro Express software.
3. To create a new job project, click New or select New Job Project from FlashPro Express Job from the Project menu.
4. Enter the following in the dialog box:
  - Programming job file: Click Browse and navigate to the location where the .job file is located and select the file. The job file is available at DesignFiles\_directory\Programming\_files.
  - FlashPro Express job project location: Click Browse and navigate to the location where you want to save the project.


**Figure 8-1. New Job Project from FlashPro Express Job**



5. Click OK. The required programming file is selected and ready to be programmed.


6. The FlashPro Express window appears as shown in the following figure. Confirm that a programmer number appears in the Programmer field. If it does not, check the board connections and click Refresh/Rescan Programmings.

**Figure 8-2. Refresh/Rescan Programmings**



7. Click RUN. When the device is programmed successfully, a RUN PASSED status is displayed as shown in the following figure.

**Figure 8-3. FlashPro Express—RUN PASSED**



This concludes the RT PolarFire device and the SPI Flash programming. After programming the board, observe the “Hello World!” message printed on the UART terminal and the blinking of user LEDs.

## Appendix 2: Running the TCL Script (Ask a Question)

TCL scripts are provided in the design files folder under directory HW. If required, the design flow can be reproduced from Design Implementation till generation of job file.

### To run the TCL, perform the following steps:

1. Launch the Libero software.
2. Select Project > Execute Script.....
3. Click Browse and select script.tcl from the downloaded HW directory.
4. Click Run.

After successful execution of TCL script, Libero project is created within HW directory.

- For more information about TCL scripts, see rtpf\_an4229\_df/HW/TCL\_Script\_readme.txt. For more information on TCL commands, see Tcl Commands Reference Guide. Contact Microchip

- Technical Support for any queries encountered, while running the TCL script.

## Revision History (Ask a Question)

The revision history table describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

**Table 10-1. Revision History**

Revision	Date	Description
B	10/20 24	<p>The following is the list of changes made in the revision B of the document:</p> <ul style="list-style-type: none"> <li>• Updated the board revision in Table 1-1</li> <li>• Added Mi-V ESS and CoreSPI to the Figure 3-1 in Design Description section</li> <li>• Added MIV_ESS_C0_0 and CoreSPI_C0_0 blocks in the Table 4-1 in IP Blocks section</li> <li>• Updated the Start Address value in Table 4-2</li> <li>• Updated Figure 5-1 and Figure 5-2 in the Software Implementation section</li> <li>• Added a note regarding system controller suspend mode, added jumper settings of SPI Enable and FlashPro programming (either embedded or external) in steps in Setting Up the Hardware section</li> <li>• Updated Figure 6-1, Figure 6-2, and Figure 6-3 in Setting Up the Serial Terminal (Tera Term) section</li> <li>• Updated Figure 7-1 and Figure 7-2 in the Generating the TCM Initialization Client section</li> <li>• Updated Figure 7-4 in Programming the SPI Flash section</li> <li>• Added Appendix 2: Running the TCL Script section</li> </ul>
A	10/20 21	The first publication of this document

## Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at [www.microchip.com/support](http://www.microchip.com/support). Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044

## Microchip Information

### The Microchip Website

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### Product Change Notification Service

- Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.
- To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions.

### Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support)

### Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

## Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at [www.microchip.com/en-us/support/design-help/client-support-services](http://www.microchip.com/en-us/support/design-help/client-support-services).

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries. GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a



subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

- ISBN: 978-1-6683-0441-9

### Quality Management System

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).


### Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: <a href="tel:480-792-7200">480-792-7200</a> Fax: <a href="tel:480-792-7277">480-792-7277</a> Technical Support: <a href="http://www.microchip.com/support">www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a> <b>Atlanta</b> Duluth, GA Tel: <a href="tel:678-957-9614">678-957-9614</a> Fax: <a href="tel:678-957-1455">678-957-1455</a> <b>Austin, TX</b> Tel: <a href="tel:512-257-3370">512-257-3370</a> <b>Boston</b> Westborough, MA Tel: <a href="tel:774-760-0087">774-760-0087</a> Fax: <a href="tel:774-760-0088">774-760-0088</a> <b>Chicago</b> Itasca, IL Tel: <a href="tel:630-285-0071">630-285-0071</a> Fax: <a href="tel:630-285-0075">630-285-0075</a> <b>Dallas</b> Addison, TX Tel: <a href="tel:972-818-7423">972-818-7423</a> Fax: <a href="tel:972-818-2924">972-818-2924</a> <b>Detroit</b> Novi, MI Tel: <a href="tel:248-848-4000">248-848-4000</a> <b>Houston, TX</b> Tel: <a href="tel:281-894-5983">281-894-5983</a> <b>Indianapolis</b> Noblesville, IN Tel: <a href="tel:317-773-8323">317-773-8323</a> Fax: <a href="tel:317-773-5453">317-773-5453</a>	<b>Australia – Sydney</b> Tel: 61-2-9868-6733 <b>China – Beijing</b> Tel: 86-10-8569-7000 <b>China – Chengdu</b> Tel: 86-28-8665-5511 <b>China – Chongqing</b> Tel: 86-23-8980-9588 <b>China – Dongguan</b> Tel: 86-769-8702-9880 <b>China – Guangzhou</b> Tel: 86-20-8755-8029 <b>China – Hangzhou</b> Tel: 86-571-8792-8115 <b>China – Hong Kong SAR</b> Tel: 852-2943-5100 <b>China – Nanjing</b> Tel: 86-25-8473-2460 <b>China – Qingdao</b> Tel: 86-532-8502-7355 <b>China – Shanghai</b> Tel: 86-21-3326-8000 <b>China – Shenyang</b> Tel: 86-24-2334-2829 <b>China – Shenzhen</b> Tel: 86-755-8864-2200 <b>China – Suzhou</b>	<b>India – Bangalore</b> Tel: 91-80-3090-4444 <b>India – New Delhi</b> Tel: 91-11-4160-8631 <b>India – Pune</b> Tel: 91-20-4121-0141 <b>Japan – Osaka</b> Tel: 81-6-6152-7160 <b>Japan – Tokyo</b> Tel: 81-3-6880-3770 <b>Korea – Daegu</b> Tel: 82-53-744-4301 <b>Korea – Seoul</b> Tel: 82-2-554-7200 <b>Malaysia – Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia – Penang</b> Tel: 60-4-227-8870 <b>Philippines – Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan – Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan – Kaohsiung</b> Tel: 886-7-213-7830	<b>Austria – Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark – Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829 <b>Finland – Espoo</b> Tel: 358-9-4520-820  <b>France – Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79  <b>Germany – Garching</b> Tel: 49-8931-9700  <b>Germany – Haan</b> Tel: 49-2129-3766400  <b>Germany – Heilbronn</b> Tel: 49-7131-72400  <b>Germany – Karlsruhe</b> Tel: 49-721-625370  <b>Germany – Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44  <b>Germany – Rosenheim</b> Tel: 49-8031-354-560  <b>Israel – Hod Hasharon</b> Tel: 972-9-775-5100  <b>Italy – Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781  <b>Italy – Padova</b> Tel: 39-049-7625286  <b>Netherlands – Drunen</b> Tel: 31-416-690399

<p>Tel: <a href="tel:317-536-2380">317-536-2380</a>  <b>Los Angeles</b>  Mission Viejo, CA Tel: <a href="tel:949-462-9523">949-462-9523</a>  Fax: <a href="tel:949-462-9608">949-462-9608</a>  Tel: <a href="tel:951-273-7800">951-273-7800</a>  <b>Raleigh, NC</b>  Tel: <a href="tel:919-844-7510">919-844-7510</a>  <b>New York, NY</b>  Tel: <a href="tel:631-435-6000">631-435-6000</a>  <b>San Jose, CA</b>  Tel: <a href="tel:408-735-9110">408-735-9110</a>  Tel: <a href="tel:408-436-4270">408-436-4270</a>  <b>Canada – Toronto</b>  Tel: <a href="tel:905-695-1980">905-695-1980</a>   Fax: <a href="tel:905-695-2078">905-695-2078</a></p>	<p>Tel: 86-186-6233-1526  <b>China – Wuhan</b>  Tel: 86-27-5980-5300  <b>China – Xian</b>  Tel: 86-29-8833-7252  <b>China – Xiamen</b>  Tel: 86-592-2388138  <b>China – Zhuhai</b>  Tel: 86-756-3210040</p>	<p><b>Taiwan – Taipei</b>  Tel: 886-2-2508-8600  <b>Thailand – Bangkok</b>  Tel: 66-2-694-1351  <b>Vietnam – Ho Chi Minh</b>  Tel: 84-28-5448-2100</p>	<p>Fax: 31-416-690340  <b>Norway – Trondheim</b>  Tel: 47-72884388  <b>Poland – Warsaw</b>  Tel: 48-22-3325737  <b>Romania – Bucharest</b>  Tel: 40-21-407-87-50  <b>Spain – Madrid</b>  Tel: 34-91-708-08-90  Fax: 34-91-708-08-91  <b>Sweden – Gothenberg</b>  Tel: 46-31-704-60-40  <b>Sweden – Stockholm</b>  Tel: 46-8-5090-4654  <b>UK – Wokingham</b>  Tel: 44-118-921-5800  Fax: 44-118-921-5820</p>
---	---	--	--

Application Note  
© 2024 Microchip Technology Inc. and its subsidiaries

## Documents / Resources

	<p><a href="#">MICROCHIP AN4229 Risc V Processor Subsystem</a> [pdf] User Guide  AN4229, AN4229 Risc V Processor Subsystem, AN4229, Risc V Processor Subsystem, Processor Subsystem, Subsystem</p>
---	--

## References

- [GitHub - Mi-V-Soft-RISC-V/platform](#)
- [Empowering Innovation | Microchip Technology](#)
- [Design Help and Other Services | Microchip Technology](#)
- [GitHub - Mi-V-Soft-RISC-V/platform](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-01B917E7-CBE5-4F52-8835-A2753A768680&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](https://microchipsupport.force.com/s/newcase?pub_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub_lang=en-US&pub_ver=2&pub_type=Application%20Note&bu=fpga&tpc_guid=GUID-01B917E7-CBE5-4F52-8835-A2753A768680&cover_title=RT%20PolarFire%3A%20Building%20a%20R)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-1BF41C72-F93E-4FF9-A6F9-1EAC20DC5E6E&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](https://microchipsupport.force.com/s/newcase?pub_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub_lang=en-US&pub_ver=2&pub_type=Application%20Note&bu=fpga&tpc_guid=GUID-1BF41C72-F93E-4FF9-A6F9-1EAC20DC5E6E&cover_title=RT%20PolarFire%3A%20Building%20a%20R)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-1BF41C72-F93E-4FF9-A6F9-1EAC20DC5E6E&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](https://microchipsupport.force.com/s/newcase?pub_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub_lang=en-US&pub_ver=2&pub_type=Application%20Note&bu=fpga&tpc_guid=GUID-1BF41C72-F93E-4FF9-A6F9-1EAC20DC5E6E&cover_title=RT%20PolarFire%3A%20Building%20a%20R)

- [US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-2277F42B-D002-40E0-9DB4-3C18E7944175&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-2E93CFBF-A71F-4CF3-9C14-4B0C8502F754&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
  - [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-3CA9E938-176F-4C0E-AB96-5C2509E31F3A&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
  - [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-4CF9691F-1688-4D91-8D68-F7205616742B&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
  - [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-5C19A798-FF05-4DC4-BD81-9D4B83ED75B4&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
  - [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-5D0A6AFE-C856-4CBD-B118-ADCED0281BE7&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
  - [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-6359864D-5839-49CB-82B3-EF34D29CB83C&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
  - [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-684BCD4F-3FF9-4428-951A-2F5D673A9D10&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
  - [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-7A60F635-0ADF-48B2-A552-8E15300180F8&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
  - [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-7C0499E8-E586-45F9-8812-8677B09F1286&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
  - [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-A4778D52-835D-484F-AE8D-1330DEC8F91B&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
  - [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-](#)

[US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-BEB79846-8500-4009-8BAB-95F7EA201918&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)

- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-C1664400-EAB8-4C3C-B02E-5CAEBA11DBB7&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-C445C641-7D70-491F-94D8-8589906D87F6&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-C4683005-BDE0-4D15-9755-DA689B82B22D&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-C51F2F77-5EB3-4FC2-8F13-075C734F31BB&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
- [microchipsupport.force.com/s/newcase?pub\\_guid=GUID-9E43A74E-98E2-42F8-8F45-14EABE549749&pub\\_lang=en-US&pub\\_ver=2&pub\\_type=Application%20Note&bu=fpga&tpc\\_guid=GUID-FE60C4EC-AEA0-4B9A-9AB2-9532873056C8&cover\\_title=RT%20PolarFire%3A%20Building%20a%20R](#)
- [Empowering Innovation | Microchip Technology](#)
- [Empowering Innovation | Microchip Technology](#)
- [Client Support Services | Microchip Technology](#)
- [Microchip Lightning Support](#)
- [User Manual](#)

[Manuals+](#), [Privacy Policy](#)

This website is an independent publication and is neither affiliated with nor endorsed by any of the trademark owners. The "Bluetooth®" word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. The "Wi-Fi®" word mark and logos are registered trademarks owned by the Wi-Fi Alliance. Any use of these marks on this website does not imply any affiliation with or endorsement.