

M5STACK ESP32 Core Ink Developer Module Instructions

Home » M5STACK » M5STACK ESP32 Core Ink Developer Module Instructions

M5STACK ESP32 Core Ink Developer

Module Instructions

COREINK



2020

V0.01

Contents

- 1 OUTLINE
 - 1.1 1.1 Hardware Composition
- **2 PIN DESCRIPTION**
 - 2.1 2.1.USB INTERFACE
 - 2.2 2.2.GROVE INTERFACE
- **3 FUNCTIONAL DESCRIPTION**
 - 3.1 3.1.CPU AND MEMORY
 - 3.2 3.2.STORAGE DESCRIPTION
- **4 3.3.CRYSTAL**
 - 4.1 3.4.RTC MANAGEMENT AND LOW POWER CONSUMPTION
- **5 ELECTRICAL CHARACTERISTICS**
- 6 Documents / Resources
- **7 Related Posts**

OUTLINE

COREINK is ESP32 board which based on ESP32-PICO-D4 module, contained 1.54-inch eINK. The board is made of PC+ABC.



1.1 Hardware Composition

The hardware of **COREINK**: ESP32-PICO-D4 chip, eLNK, LED, Button, GROVE interface, TypeC-to-USB interface, RTC, Power Management chip battery.

ESP32- PICO-D4 is a System-in-Package (SiP) module that is based on ESP32, providing complete Wi-Fi and Bluetooth functionalities. The module integrates a 4-MB SPI flash. ESP32-PICO-D4 integrates all peripheral components seamlessly, including a crystal oscillator, flash, filter capacitors and RF matching links in one single package.

1.54"E-Paper Display

The display is a TFT active matrix electrophoretic display, with interface and areference system design. The 1. 54 " active area contains 200×200 pixels, and has1- bit white / black full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOMand

PIN DESCRIPTION

2.1.USB INTERFACE

COREINK Configuration Type-C type USB interface, support USB2.0 standard communication protocol.



2.2.GROVE INTERFACE

4p disposed pitch of 2.0mm **COREINK** GROVE interfaces, internal wiring and GND, 5V, GPIO4, GPIO13 connected.



FUNCTIONAL DESCRIPTION

This chapter describes the ESP32-PICO-D4 various modules and functions.

3.1.CPU AND MEMORY

ESP32-PICO-D4 contains two low-power Xtensa® 32-bit LX6 MCU. On-chip memory comprising:

- 448-KB of ROM, and the program starts for the kernel function calls
- For a 520 KB instruction and data storage chip SRAM (including flash memory 8 KB RTC)
- mode, and for storing data accessed by the main CPU
- RTC slow memory, of 8 KB SRAM, can be accessed by the coprocessor in Deepsleep mode
- Of 1 kbit of eFuse, which is a 256 bit system-specific (MAC address and a chip set); the remaining 768 bit reserved for user program, these Flash program include encryption and chip ID

3.2.STORAGE DESCRIPTION

3.2.1.External Flash and SRAM

ESP32 support multiple external QSPI flash and static random access memory (SRAM), having a hardware-based AES encryption to protect the user programs and data.

• ESP32 access external QSPI Flash and SRAM by caching. Up to 16 MB external Flash code space is mapped into the CPU, supports 8-bit, 16-bit and 32 bit access, and can execute code.

• Up to 8 MB external Flash and SRAM mapped to the CPU data space, support for 8-bit, 16-bit and 32-bit access. Flash supports only read operations, SRAM supports read and write operations.

ESP32-PICO-D4 4 MB of integrated SPI Flash, the code can be mapped into CPU space, support for 8-bit, 16-bit and 32-bit access, and can execute code. Pin GPIO6 ESP32 of, GPIO7, GPIO8, GPIO9, GPIO10 and GPIO11 for connecting module integrated SPI Flash, not recommended for other functions.

3.3.CRYSTAL

• ESP32-PICO-D4 integrates a 40 MHz crystal oscillator.

3.4.RTC MANAGEMENT AND LOW POWER CONSUMPTION

ESP32 uses advanced power management techniques may be switched between different power saving modes. (See Table 5).

- · Power saving mode
 - Active Mode: RF chip is operating. Chip may receive and transmit a sounding signal.
 - Modem-sleep mode: CPU can run, the clock may be configured. Wi-Fi / Bluetooth baseband and RF
 - Light-sleep mode: CPU suspended. RTC and memory and peripherals ULP coprocessor operation. Any wake-up event (MAC, host, RTC timer or external interrupt) will wake up the chip.
 - Deep-sleep mode: only the RTC memory and peripherals in a working state. WiFi and Bluetooth connectivity data stored in the RTC. ULP coprocessor can work.
 - Hibernation Mode: 8 MHz oscillator and a built-in coprocessor ULP are disabled. RTC memory to restore the power supply is cut off. Only one RTC clock timer located on the slow clock and some RTC GPIO at work. RTC RTC clock or timer can wake up from the GPIO Hibernation mode.
- Deep-sleep mode
 - related sleep mode: power save mode switching between Active, Modem-sleep, Light-sleep mode. CPU, Wi-Fi, Bluetooth, and radio preset time interval to be awakened, to ensure connection Wi-Fi / Bluetooth.
 - Ultra Low-power sensor monitoring methods: the main system is Deep-sleep mode, ULP coprocessor is periodically opened or closed to measure sensor data.

The sensor measures data, ULP coprocessor decide whether to wake up the main system.

Functions in different power consumption modes: TABLE 5

Power consumption mode	Active	Modem-sleep	Light-sleep	Deep-sleep	Hibernation
Sleep mode	Associated sleep mode			Ultra low-power Sensor measures data	ā
CPU	open	open	pause	close	close
Wi-Fi/Bluetooth Radio	open	open	close	close	close
RTC memory	open	open	open	open	close
ULP coprocessor	coprocessor open		open	open/close	close

ELECTRICAL CHARACTERISTICS

Table 8: Limiting values

Symbol	Parameter	Min	Max	Unit
VDD33	Power supply voltage	-0.3	3.6 1,100	V mA
$ _{output}^{-1}$	Cumulative IO output current			
T_{store}	Storage temperature	-40	150	°C

1. VIO to the power supply pad, Refer ESP32 Technical Specification Appendix IO_MUX, as SD_CLK of Power supply for VDD SDIO.

Press and hold the side power button for two seconds to start the device. Press and hold for more than 6 seconds to turn off the device. Switch to the photo mode through the Home screen, and the avatar that can be obtained through the camera is displayed on the tft screen. The USB cable must be connected when working, and the lithium battery is used for short-term storage to prevent power failure.

FCC Statement

Any Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions:

- (1) This device may not cause harmful interference, and
- (2) This device must accept any interference received, including interference that may cause undesired operation.

Note:

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- —Reorient or relocate the receiving antenna.
- —Increase the separation between the equipment and receiver.
- —Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- —Consult the dealer or an experienced radio/TV technician for help.

FCC Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment . This equipment should be installed and operated with minimum distance 20cm between the radiator your body.


ESP32TimerCam/TimerCameraF/TimerCameraX Quick Start

With preloaded firmware, your ESP32TimerCam,/TimerCameraF/TimerCameraX would run right after power on.

1. Power on the cable into ESP32TimerCam/TimerCameraF/TimerCameraX by USB cable. Baud rate 921600.

```
(850)
                                                                      pin_scl 23
 □[0:32mI
                                  seeb:
                                               pin_sda 25
□[0;32mI (850) gpio: GPIO[0]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0|
Pulldown: 0 | Intr:0 🗆 [Om
□[0;32mI (870) gpio: GPI0[15]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0|
 Pulldown: 0 | Intr:0 | [Om
□[0;32mI (900) sccb: SCCB_Probe start□[0m
□[0;32mI (1764) camera: Detected OV3660 camera□[0m
□[0;32mI (1764) gpio: GPIO[19]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1|
Pulldown: 0| Intr:0 □[0m
□[0;32mI (1764) gpio: GPIO[36]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 □[0m
□[0;32mI (1765) gpio: GPIO[18] | InputEn: 1 | OutputEn: 0 | OpenDrain: 0 | Pullup: 1 | Pulldown: 0 | Intr:0 □[0m
□[0;32mI (1765) gpio: GPIO[39]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1|
Pulldown: 0| Intr:0 □[0m
□[0;32mI (1766)InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0|Intr:0|
□ [Om
□ [Om
□ [0;32mI (1767) gpio: GPIO[34] | InputEn: 1 | Outpulup: 1 | Pulldown: 0 | Intr:0 □ [Om
□ [0;32mI (1767) gpio: GPIO[3] | InputEn: 1 | OutputEn: 0 | OpenDrain: 0 | Pullup: 1 |
Pulldown: (1768) gpio: GPIO[32] | InputEn: 1 | OutputEn: 0 | OpenDrain: 0 | ullup: 1 |
Pulldown: 0 | Taturo □ □ [Om
□[0;32mI (1769) gpio: GPIOEn: 0| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 □[0m □[0;mI (1770) gpio: GPIO[26]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Intr:0 □[0m □[0;32mI (1770) gpio: GPIO[21]| InputEn: 1| OuutEn: 0| OpenDrain: 0| Pullup: 1|
Pulldown: 0 | Intr:0 □ [Om
□[ocating 3 frame buffers (703 KB total)□[Om
□ [0:32mI (1787) camera: Allocating 234 KB frame buffer in OnBoard RAM□ [Om □ [0:32mI (1820) camera: Allocating 234 KB frame buffer in OnBoard RAM□ [Om □ [0:32mI (1853) camera: Allocating 234 KB frame buffer in OnBoard RAM□ [Om □ [0:32mI (1853) camera: Allocating 234 KB frame buffer in OnBoard RAM□ [Om I (2114) wifi:wifi driver task: 3ffdc568, prio:23, stack:6656, core=0 □ [0:32mI (2114) system_api: Base MAC address is not set, read default base MAC
address from BLKO of EFVSE□[Om
□[0;32mI (2114) system_api: Base MAC address is not set, read default base MAC address from BLKO of EFUSE□[Om
    (2115) wifi:wifi f36b
(2116) wifi:config NVS flash: disabled
    (2116) wifi:cnfig nano formating: disabled
(2116) wifi:Init dynamic tx bifi:Init data frame dynamic rx buffer num: 8
   (2116) wifi:Init dynamic tx bifi:Init data frame dynamic rx buffer num: 8
(2117) wifi:Int management frame dynamic rx buffer num: 8
(2117) wifi:Ini num: 32
(2117) wifi:Init static tx buffer num: 24
(2118) wifi:Init static rx buffer size: 1600
(2119) wifi:Init st(2119) wifi:Init dynamic rx buffer num: 8
[0:32mI (2953) phy: phy_version: 4180, cb3948e, Sep 12 2019, 16:39:13, 0, 0□[0m (2954) wifi:mode: softAP (8c:aa:b5:81:7e:bd)
(2956) wifi:Total power save buffer number: 12
(2956) wifi:Init max length of beacon: 752/752
(2956) wifi:Init max length of beacon: 752/752
(2956) wifi:Init max length of beacon: 752/752
 □[0;32m1 (2957) Network: wifi_init_softap finished. SSID:TiemrCam
password:12345678 □ [Om
```


2. After waitting for a few seconds, Wi-Fi scan a AP named "TimerCam" with your computer(or mobile phone), and connect it.




3. Open up the browser on the computer(or mobile phone), visit the URL http://192.168.4.1:81. At the moment, your can see the real-time transmission of video by ESP32TimerCam/TimerCameraF/TimerCameraX on the browser.





http://192.168.4.1:81/





A Bluetooth name "m5stack" is found on the mobile phone_BLE"





Documents / Resources



M5STACK ESP32 Core Ink Developer Module [pdf] Instructions

M5COREINK, 2AN3WM5COREINK, ESP32 Core Ink Developer Module, ESP32 Core Ink Developer Module