

Addendum: RTG4[™] FPGAs Board Design and Layout Guidelines

Introduction

This addendum to AC439: Board Design and Layout Guidelines for RTG4 FPGA Application Note, provides supplemental information, to emphasize that the DDR3 length matching guidelines published in revision 9 or later take precedence over the board layout used for the RTG4™ development kit. Initially, the RTG4 development kit was only available with Engineering Silicon (ES). After the initial release, the kit was later populated with standard (STD) speed grade and -1 speed grade RTG4 production devices. Part numbers, RTG4-DEV-KIT and RTG4-DEV-KIT-1 come with STD speed grade and -1 speed grade devices respectively.

Furthermore, this addendum includes details on the device I/O behavior for various power-up and power-down sequences, as well as, DEVRST_N assertion during normal operation.

Table of Contents

Intro	oduction	1
1.	Analysis of RTG4-DEV-KIT DDR3 Board Layout	.3
2.	Power Sequencing	
	2.1. Power-Up	. 5
	2.2. Considerations during DEVRST_N Assertion and Power-Down	6
3.	Revision History	. 8
Mic	rochip FPGA Support	9
The	e Microchip Website	.9
Pro	duct Change Notification Service	9
Cus	stomer Support	. 9
Mic	rochip Devices Code Protection Feature	.9
Leg	gal Notice	10
Tra	demarks	10
Qua	ality Management System	11
Wo	rldwide Sales and Service	12

Other

1. Analysis of RTG4-DEV-KIT DDR3 Board Layout

RTG4 development kit implements a 32-bit data and 4-bit ECC DDR3 interface for each of the two built-in RTG4 FDDR controllers and PHY blocks (FDDR East and West). The interface is physically organized as five data byte lanes.

The kit follows the fly by routing scheme as described in the DDR3 Layout Guidelines section of AC439: Board Design and Layout Guidelines for RTG4 FPGA Application Note. However, since this development kit was designed before publishing the application note, it does not conform to the updated length matching guidelines described in the application note. In the DDR3 specification, there is a +/- 750 ps limit on the skew between data strobe (DQS) and DDR3 clock (CK) at each DDR3 memory device during a write transaction (tDQSS).

When the length matching guidelines in AC439 revision 9 or later versions of the application note are followed, the RTG4 board layout will meet the tDQSS limit for both -1 and STD speed grade devices across the entire process, voltage and temperature (PVT) operating range supported by RTG4 production devices. This is accomplished by factoring in the worst-case output skew between DQS and CK at the RTG4 pins. Specifically, when using the built-RTG4 FDDR controller plus PHY, the DQS leads CK by 370 ps maximum for a -1 speed grade device and DQS Leads CK by 447 ps maximum for a STD speed grade device, in worst-case conditions.

Based on the analysis shown in the Table 1-1, the RTG4-DEV-KIT-1 meets tDQSS limits at each memory device, at worst-case operating conditions for the RTG4 FDDR. However, as shown in the Table 1-2, the RTG4-DEV-KIT layout, populated with STD speed grade RTG4 devices, does not meet tDQSS for the fourth and fifth memory devices in the fly-by topology, at worst-case operating conditions for the RTG4 FDDR. In general, the RTG4-DEV-KIT is used at typical conditions, such as room temperature in a lab environment. Therefore, this worst-case analysis is not applicable to the RTG4-DEV-KIT used in typical conditions. The analysis serves as an example of why it is important to follow the DDR3 length matching guidelines listed in AC439, so that a user board design meets tDQSS for a flight application.

To further elaborate on this example, and demonstrate how to manually compensate for a RTG4 board layout which cannot meet the AC439 DDR3 length matching guidelines, the RTG4-DEV-KIT with STD speed grade devices can still meet tDQSS at each memory device, at worst-case conditions, because the built-in RTG4 FDDR controller plus PHY has the ability to statically delay the DQS signal per data byte lane. This static shift can be used to reduce the skew between DQS and CK at a memory device which has a tDQSS > 750 ps. See the DRAM Training section, in UG0573: RTG4 FPGA High Speed DDR Interfaces User Guide for more information about using the static delay controls (in register REG_PHY_WR_DQS_SLAVE_RATIO) for DQS during a write transaction. This delay value can be used in Libero® SoC when instantiating an FDDR controller with automatic initialization by modifying the auto-generated CoreABC FDDR initialization code. A similar process can be applied to a user board layout which does not meet tDQSS at each memory device.

Table 1-1. Evaluation of RTG4-DEV-KIT-1 tDQSS Calculation For -1 Parts and FDDR1 Interface

Path Analyzed	Clock Length (mils)	Clock Propagation Delay (ps)	Data Length (mils)	Data Propagatio n Delay (ps)	Difference between CLKDQS due to Routing (mils)	tDQSS at every memory, after board skew+FPGA DQSCLK skew (ps)
FPGA-1st Memory	2578	412.48	2196	351.36	61.12	431.12
FPGA-2nd Memory	3107	497.12	1936	309.76	187.36	557.36
FPGA-3rd Memory	3634	581.44	2231	356.96	224.48	594.48
FPGA-4th Memory	4163	666.08	2084	333.44	332.64	702.64
FPGA-5th Memory	4749	759.84	2848	455.68	304.16	674.16

Note: In worst case conditions, RTG4 FDDR DDR3 DQS-CLK skew for -1 devices is 370 ps maximum and 242 ps minimum.

Table 1-2. Evaluation of RTG4-DEV-KIT tDQSS Calculation for STD Parts and FDDR1 Interface

Path Analyzed	Clock Length (mils)	Clock Propagation Delay (ps)	Data Length (mils)	Data Propagatio n Delay (ps)	Difference between CLKDQS due to Routing (mils)	tDQSS at every memory, after board skew+FPGA DQSCLK skew (ps)
FPGA-1st Memory	2578	412.48	2196	351.36	61.12	508.12
FPGA-2nd Memory	3107	497.12	1936	309.76	187.36	634.36
FPGA-3rd Memory	3634	581.44	2231	356.96	224.48	671.48
FPGA-4th Memory	4163	666.08	2084	333.44	332.64	779.64
FPGA-5th Memory	4749	759.84	2848	455.68	304.16	751.16

Note: In worst case conditions, RTG4 FDDR DDR3 DQS-CLK skew for STD devices is 447 ps maximum and 302 ps minimum.

Note: Board propagation delay estimate of 160 ps/inch has been used in this analysis example for reference. The actual board propagation delay for a user board depends on the specific board being analyzed.

2. Power Sequencing

This addendum to AC439: Board Design and Layout Guidelines for RTG4 FPGA Application Note, provides supplemental information, to emphasize the criticality to follow the Board Design Guidelines. Ensure guidelines are followed with respect to Power-Up and Power-Down.

2.1 Power-Up

The following table lists the recommended power-up use cases and their corresponding power-up guidelines.

Table 2-1. Power-Up Guidelines

Use Case	Sequence Requirement	Behavior	Notes
DEVRST_N Asserted during power- up, until all RTG4 power supplies have reached recommended operating conditions	No specific ramp-up order required. Supply ramp-up must rise monotonically.	Once VDD and VPP reach activation thresholds (VDD ~= 0.55V, VPP ~= 2.2V) and DEVRST_N is released, the POR Delay Counter will run for ~40ms typical (50ms max), then device power-up to functional adheres to Figures 11 and 12 (DEVRST_N PUFT) of System Controller User's Guide (UG0576). In other words this sequence takes 40 ms + 1.72036 ms (typical) from the point DEVRST_N has been released. Note that subsequent use of DEVRST_N does not wait for the POR counter to perform power-up to functional tasks and thus this sequence takes only 1.72036 ms (typical).	By design, outputs will be disabled (i.e. float) during power-up. Once the POR counter has completed, DEVRST_N is released and all VDDI I/O supplies have reached their ~0.6V threshold, then the I/Os will be tristated with weak pull-up activated, until the outputs transition to user control, per Figures 11 and 12 of UG0576.
up at approximately	VDDPLL must not be the last power-supply to ramp up, and must reach the minimum recommended operating voltage before the last supply (VDD or VDDI) starts ramping up to prevent PLL lock output glitches. See the RTG4 Clocking Resources User Guide (UG0586) for an explanation of how to use the CCC/PLL READY_VDDPLL input to remove the sequencing requirements for the VDDPLL power supply. Either tie SERDES_x_Lyz_VDDAIO to the same supply as VDD, or ensure they power-up simultaneously.	System Controller User's Guide	By design, outputs will be disabled (i.e. float) during powerup. Once the POR counter has completed, DEVRST_N is released and all VDDI IO supplies have reached their ~0.6V threshold, then the I/Os will be tristated with weak pullup activated, until the outputs transition to user control, per Figures 9 and 10 of UG0576. Critical outputs which must remain low during power-up require an external 1K-ohm pulldown resistor.

continu	continued						
Use Case	Sequence Requirement	Behavior	Notes				
Use Case VDD/ SERDES_VD DAIO -> VPP/VDDPLL -> Wait at least 51ms -> VDDI (All IO banks) OR VDD/ SERDES_VD DAIO -> VPP/ VDDPLL/ 3.3V_VDDI -> Wait at least 51ms -> VDDI (non-3.3V_VD DI)	Sequence listed in Scenario	Dehavior Once VDD and VPP reach activation thresholds (VDD ~= 0.55V, VPP ~= 2.2V) the 50ms POR delay counter will run. Device power-up to functional timing adheres to Figures 9 and 10 (VDD PUFT) of System Controller User's Guide (UG0576). Completion of the device power-up sequence and power-up to functional timing is based upon the last VDDI supply that is powered on.	By design, outputs will be disabled (i.e. float) during powerup. Once the POR counter has completed, DEVRST_N is released and all VDDI I/O supplies have reached their ~0.6V threshold, then the IOs will be tristated with weak pullup activated, until the outputs transition to user control, per Figures 9 and 10 of UG0576. No weak pull-up activation during power-up until all VDDI supplies reach ~0.6V. The key benefit of this sequence is that the last VDDI supply that reaches this activation threshold will not have the weak pull-up activated and will instead transition directly from disabled mode to user defined mode. This can help minimize the number of external 1K pull-down resistors required for designs which have the majority of I/O banks powered by the last VDDI to rise. For all other I/O banks powered by any VDDI supply other than the last VDDI supply to rise, the critical outputs which must remain low during				
			power-up require an external 1K-ohm pull-down resistor.				

2.2 Considerations during DEVRST_N Assertion and Power-Down

If AC439: Board Design and Layout Guidelines for RTG4 FPGA Application Note guidelines are not followed please review the following details:

- For the given power-down sequences in Table 2-2, the user may see I/O glitches or inrush and transient current events.
- 2. As stated in the Customer Advisory Notification (CAN) 19002.5, deviation from the power-down sequence that is recommended in the RTG4 datasheet can trigger a transient current on the 1.2V VDD supply. If the 3.3V VPP supply is ramped down before the 1.2V VDD supply, a transient current on VDD will be observed as VPP and DEVRST_N (powered by VPP) reach approximately 1.0V. This transient current does not occur if VPP is powered down last, per the datasheet recommendation.
 - The magnitude and duration of the transient current are dependent on the design programmed in the FPGA, specific board decoupling capacitance, and the transient response of the 1.2V voltage regulator. In rare cases, a transient current up to 25A (or 30 Watts on a nominal 1.2V VDD supply) has been observed. Due to the distributed nature of this VDD transient current across the entire FPGA fabric (not localized to a specific area), and its short duration, there is no reliability concern if the power-down transient is 25A or less.
 - As a best design practice, follow the datasheet recommendation to avoid transient current.
- 3. I/O glitches may be approximately 1.7V for 1.2 ms.
 - High glitch on outputs driving Low or Tristate may be observed.

- Low glitch on outputs driving High may be observed (the low glitch cannot be mitigated by adding a 1 KΩ pull-down).
- 4. Powering down VDDIx first allows monotonic transition from High to Low, but output briefly drives low which would affect a user board which attempts to externally pull the output high when RTG4 VDDIx is powered down. RTG4 requires that I/O Pads not be externally driven above the VDDIx bank supply voltage hence if an external resistor is added to another power rail, it should power-down simultaneously with VDDIx supply.

Table 2-2. I/O Glitch Scenarios When Not Following Recommended Power-Down Sequence in AC439

Default VDD (1.2V) VDDIx Output State (3.3V)		VDDIx (<3.3V) VDDIx (3.3V)	3.3V) VDDIx VPP (3.3V)	DEVRST_N	Power Down Behavior	
					I/O Glitch	Current In- Rush
I/O Driving Low or Tristated	Ramp down	after VPP in any order	Ramp down first	Tied to VPP	Yes ¹	Yes
	Ramp down	in any order after DEVRST_	N assertion	Asserted before any supplies ramp down	Yes ¹	No
I/O Driving High	Ramp down	after VPP in any order	Ramp down first	Tied to VPP	Yes	Yes
	Ramp down	in any order before VPP	Ramp down last	Tied to VPP	No ²	No
	Ramp down in any order after DEVRST_N assertion			Asserted before any supplies ramp down	Yes	No

 $^{^{(1)}}$ An external 1 K Ω pull-down resistor is recommended to mitigate the high glitch on critical I/Os, which must remain Low during power-down.

5. If DEVRST_N is asserted, the user may see a low glitch on any output I/O that is driving high and also externally pulled-up via a resistor to VDDI. For example, with a 1KΩ pull-up resistor, a low glitch reaching a minimum voltage of 0.4V with a duration of 200 ns may occur prior to the output being tristated.

Note: DEVRST_N must not be pulled above the VPP voltage. To avoid the above it is highly recommended to follow power-up and power-down sequences described in AC439: Board Design and Layout Guidelines for RTG4 FPGA Application Note.

⁽²⁾ A low glitch is only observed for an I/O that is externally pulled-up to a power supply which remains powered as VPP ramps down. However, this is a violation of device recommended operating conditions since the PAD must not be high after the corresponding VDDIx ramps down.

3. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

Table 3-1. Revision History

Revision	Date	Description
A	04/2022	 During DEVRST_N assertion, all RTG4 I/Os will be tristated. Outputs that are driven high by the FPGA fabric and externally pulled high on the board might experience a low glitch prior to entering the tristate condition. A board design with such an output scenario must be analyzed to understand the impact of interconnections to FPGA outputs that might glitch when DEVRST_N is asserted. For more information, see Step 5 in section 2.2. Considerations during DEVRST_N Assertion and Power-Down. Renamed Power-Down to section 2.2. Considerations during DEVRST_N Assertion and Power-Down. Converted to Microchip template.
2	02/2022	Added the Power-Up section.Added the Power Sequencing section.
1	07/2019	The first publication of this document.

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.

© 2022 Microchip Technology Inc. Other DS80001020A-page 9

- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/ design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0362-7

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
ГеІ: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Ouluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Vestborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
tasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
)allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
lovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
louston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
ndianapolis	China - Xiamen	101. 04-20-0440-2100	Tel: 31-416-690399
loblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380	161. 00-730-32 100-40		Poland - Warsaw
os Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
ax: 949-462-9608			Spain - Madrid
el: 951-273-7800			Tel: 34-91-708-08-90
			Fax: 34-91-708-08-91
Raleigh, NC el: 919-844-7510			Sweden - Gothenberg
			Tel: 46-31-704-60-40
lew York, NY			
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			
ax: 905-695-2078			