

## Micro Developer Board LEDs


| LED        | Description  |
|------------|--|
| LED1       | User-definable LED.  |
| LED3/SDA   | Programming Status.  |
| LED2/PWR   | Power, blue light when the board has power.  |
| LED4/PROXY | LED for the proximity sensor, which is next to it (labeled U14 on the top assembly diagram). |

# Chapter 11 Developer Board Schematics


## Assembly Diagrams and Schematics

### Assembly Diagrams


Top





Bottom




## MultiConnect® xDot™ MTXDOT Developer Guide









# Chapter 12 Design Considerations

---

## Noise Suppression Design

Adhere to engineering noise-suppression practices when designing a printed circuit board (PCB). Noise suppression is essential to the proper operation and performance of the modem and surrounding equipment.

Any OEM board design must consider both on-board and off-board generated noise that can affect digital signal processing. Both on-board and off-board generated noise that is coupled on-board can affect interface signal levels and quality. Noise in frequency ranges that affect modem performance is of particular concern.

On-board generated electromagnetic interference (EMI) noise that can be radiated or conducted off-board is equally important. This type of noise can affect the operation of surrounding equipment. Most local government agencies have certification requirements that must be met for use in specific environments.

Proper PC board layout (component placement, signal routing, trace thickness and geometry, and so on) component selection (composition, value, and tolerance), interface connections, and shielding are required for the board design to achieve desired modem performance and to attain EMI certification.

Other aspects of proper noise-suppression engineering practices are beyond the scope of this guide. Consult noise suppression techniques described in technical publications and journals, electronics and electrical engineering text books, and component supplier application notes.

## PC Board Layout Guideline

In a 4-layer design, provide adequate ground plane covering the entire board. In 4-layer designs, power and ground are typically on the inner layers. Ensure that all power and ground traces are 0.05 inches wide.

The recommended hole size for the device pins is 0.036 in. +/-0.003 in. in diameter. Use spacers to hold the device vertically in place during the wave solder process.

## Electromagnetic Interference

The following guidelines are offered specifically to help minimize EMI generation. Some of these guidelines are the same as, or similar to, the general guidelines. To minimize the contribution of device-based design to EMI, you must understand the major sources of EMI and how to reduce them to acceptable levels.

- Keep traces carrying high frequency signals as short as possible.
- Provide a good ground plane or grid. In some cases, a multilayer board may be required with full layers for ground and power distribution.
- Decouple power from ground with decoupling capacitors as close to the device's power pins as possible.
- Eliminate ground loops, which are unexpected current return paths to the power source and ground.
- Decouple the telephone line cables at the telephone line jacks. Typically, use a combination of series inductors, common mode chokes, and shunt capacitors. Methods to decouple telephone lines are similar to decoupling power lines; however, telephone line decoupling may be more difficult and deserves additional attention. A commonly used design aid is to place footprints for these components and populate as necessary during performance/EMI testing and certification.
- Decouple the power cord at the power cord interface with decoupling capacitors. Methods to decouple power lines are similar to decoupling telephone lines.



- Locate high frequency circuits in a separate area to minimize capacitive coupling to other circuits.
- Locate cables and connectors to avoid coupling from high frequency circuits.
- Lay out the highest frequency signal traces next to the ground grid.
- If using a multilayer board design, make no cuts in the ground or power planes and be sure the ground plane covers all traces.
- Minimize the number of through-hole connections on traces carrying high frequency signals.
- Avoid right angle turns on high frequency traces. Forty-five degree corners are good; however, radius turns are better.
- On 2-layer boards with no ground grid, provide a shadow ground trace on the opposite side of the board to traces carrying high frequency signals. This will be effective as a high frequency ground return if it is three times the width of the signal traces.
- Distribute high frequency signals continuously on a single trace rather than several traces radiating from one point.

## Electrostatic Discharge Control

Handle all electronic devices with precautions to avoid damage due to the static charge accumulation.

See the ANSI/ESD Association Standard (ANSI/ESD S20.20-1999) – a document “for the Development of an Electrostatic Discharge Control for Protection of Electrical and Electronic Parts, Assemblies and Equipment.” This document covers ESD Control Program Administrative Requirements, ESD Training, ESD Control Program Plan Technical Requirements (grounding/bonding systems, personnel grooming, protected areas, packaging, marking, equipment, and handling), and Sensitivity Testing.

MultiTech strives to follow these recommendations. Input protection circuitry is incorporated in MultiTech devices to minimize the effect of static buildup. Take precautions to avoid exposure to electrostatic discharge during handling.

MultiTech uses and recommends that others use anti-static boxes that create a faraday cage (packaging designed to exclude electromagnetic fields). MultiTech recommends that you use our packaging when returning a product and when you ship your products to your customers.

# Chapter 13 Mounting xDots and Programming External Targets

## Mounting the Device on Your Board


A footprint diagram is included on the xDot Mechanical Diagram.

## Solder Profile

Solder Paste: SAC NC 254

**Note:** Calculate slope over 120 seconds

| Name                          | Low Limit | High Limit | Units           |
|-------------------------------|-----------|------------|-----------------|
| Max Rising Slope (Target=1.0) | 0         | 2          | Degrees/Second  |
| Max Falling Slope             | -2        | -0.1       | Degrees/Second  |
| Soak Time 150-170C            | 15        | 45         | Seconds         |
| Peak Temperature              | 235       | 250        | Degrees Celsius |
| Total Time Above 218C         | 30        | 90         | Seconds         |



## Setpoints (Celsius)


| Zone           | 1                | 2   | 3   | 4   | 5   | 6   | 7   |
|----------------|------------------|-----|-----|-----|-----|-----|-----|
| Top            | 130              | 160 | 170 | 190 | 230 | 245 | 255 |
| Bottom         | 130              | 160 | 170 | 190 | 230 | 245 | 255 |
| Conveyer Speed | 32.0 inch/minute |     |     |     |     |     |     |

|       |          | Max Rising Slope |     | Max Falling Slope |     | Soak Time 150-170C |      | Peak Temp |      | Total Time /218C |      |
|-------|----------|------------------|-----|-------------------|-----|--------------------|------|-----------|------|------------------|------|
| TC    | Position | Slope            | PWI | Slope             | PWI | Time               | PWI  | Temp      | PWI  | Time             | PWI  |
| 1     | <TC2>    | 1.38             | 38% | -0.63             | 45% | 28.82              | -8%  | 240.22    | -30% | 43.61            | -55% |
| 2     | <TC3>    | 1.38             | 38% | -0.75             | 32% | 26.75              | -22% | 241.21    | -17% | 43.66            | -54% |
| 3     | <TC4>    | 1.38             | 38% | -0.70             | 36% | 29.47              | -4%  | 239.56    | -39% | 43.29            | -56% |
| Delta |          | 0.00             |     | 0.12              |     | 2.72               |      | 1.65      |      | 0.37             |      |

## xDot Packing

xDots ship on 20 piece trays, which you can use for pick and place handling.

**Warning:** Maximum temperature for these trays is 65° C.



## Programming External Targets

You can use the xDot developer board to program external targets. To do this:

1. Connect header JP1 to your target board with a 9-position ribbon cable.<sup>1</sup>
2. Apply power to your target board.

## JTAG/SWD Connector

Suitable connector headers include:

- The Samtec FTSH-105 header dimensions are 0.25"x 0.188" (6.35mm x 4.78mm).

Ensure that you connect your cable correctly, typically by matching the "1" marked on the board to the cable's red stripe.

# Index

|                                     |       |                                       |    |
|-------------------------------------|-------|---------------------------------------|----|
| schematics<br>Developer Board ..... | 44    | <b>E</b>                              |    |
| <b>A</b>                            |       | electrical characteristics.....       | 16 |
| antenna .....                       | 22 23 | electromagnetic interference .....    | 50 |
| developer board .....               | 25    | electrostatic discharge .....         | 51 |
| antenna design guidelines .....     | 28    | EMI .....                             | 50 |
| assembly diagrams                   |       | ESD .....                             | 51 |
| Developer Board .....               | 44    | EUI .....                             | 7  |
| AT command                          |       | external targets.....                 | 53 |
| port .....                          | 9     |                                       |    |
| <b>B</b>                            |       | <b>F</b>                              |    |
| baud rate.....                      | 20    | FCC                                   |    |
| board components                    |       | grant notes.....                      | 30 |
| Micro Developer Board.....          | 43    | FCC Notice                            |    |
| build options .....                 | 8     | Class B .....                         | 33 |
|                                     |       | flow control.....                     | 20 |
| <b>C</b>                            |       | <b>G</b>                              |    |
| cable                               |       | ground plane.....                     | 50 |
| coaxial .....                       | 24    |                                       |    |
| certifications .....                | 12    | <b>H</b>                              |    |
| Chinese hazardous substances        |       | handling precautions due to ESD.....  | 51 |
| Chinese version.....                | 39    | hazardous substances .....            | 37 |
| English version .....               | 38    | host labeling.....                    | 30 |
| Class B .....                       | 33    |                                       |    |
| Industry Canada .....               | 34    | <b>I</b>                              |    |
| COM ports.....                      | 9     | Industry Canada                       |    |
| Conduit.....                        | 6     | Class B .....                         | 34 |
|                                     |       | interférence des radiofréquences..... | 31 |
| <b>D</b>                            |       | <b>J</b>                              |    |
| data bits .....                     | 20    | JTAG connector .....                  | 54 |
| debug port .....                    | 9     | <b>K</b>                              |    |
| design guidelines                   |       | KDB 447498 Section 8 .....            | 30 |
| antenna .....                       | 28    |                                       |    |
| device                              |       | <b>L</b>                              |    |
| maintenance .....                   | 32    | labeling                              |    |
| dimensions .....                    | 11    | host .....                            | 30 |
| documentation.....                  | 6     |                                       |    |

|              |    |
|--------------|----|
| labels ..... | 40 |
| Linux .....  | 9  |
| LoRa         |    |
| range .....  | 20 |

## M

|                            |    |
|----------------------------|----|
| Mac .....                  | 9  |
| maintenance .....          | 32 |
| mbed .....                 | 6  |
| mechanical drawings.....   | 11 |
| Micro Developer Board..... | 42 |
| MTAC-LORA.....             | 6  |
| MTCDDT.....                | 6  |
| MultiConnect .....         | 6  |

## N

|                           |    |
|---------------------------|----|
| network, connecting ..... | 7  |
| noise suppression.....    | 50 |

## P

|                                   |    |
|-----------------------------------|----|
| packing list .....                | 41 |
| parity.....                       | 20 |
| PC board layout.....              | 50 |
| pin information .....             | 16 |
| pinout notes.....                 | 20 |
| ports .....                       | 9  |
| power draw .....                  | 15 |
| measuring .....                   | 15 |
| processor.....                    | 6  |
| programming external targets..... | 53 |

## R

|                                   |    |
|-----------------------------------|----|
| radio frequency interference..... | 31 |
| range .....                       | 20 |
| receive sensitivity.....          | 12 |

|                         |    |
|-------------------------|----|
| related products.....   | 6  |
| ribbon cable .....      | 53 |
| RoHS.....               | 37 |
| RSMA-to-UFL cable ..... | 24 |

## S

|                       |    |
|-----------------------|----|
| safety                |    |
| RF interference ..... | 31 |
| safety standards..... | 50 |
| serial settings ..... | 20 |
| solder profile.....   | 52 |
| specifications.....   | 12 |
| static.....           | 31 |
| stop bits.....        | 20 |
| sécurité              |    |
| interférences RF..... | 31 |

## T

|                     |    |
|---------------------|----|
| trace antenna ..... | 22 |
| transmission .....  | 12 |

## U

|                           |    |
|---------------------------|----|
| U.FL antenna .....        | 22 |
| user responsibility ..... | 32 |

## W

|               |   |
|---------------|---|
| Windows ..... | 9 |
|---------------|---|

## X

|                   |    |
|-------------------|----|
| xDot packing..... | 53 |
|-------------------|----|