

# Low-Skew, Low Additive Jitter, 12 Output HCSL/LVDS/LVPECL Fanout Buffer with Per-Output Enable Control

#### **Features**

- 3-to-1 Input Multiplexer: Two Inputs Accept Any Differential (LVPECL, HCSL, LVDS, SSTL, CML, LVCMOS) or a Single-Ended Signal and the Third Input Accepts a Crystal or a Single-Ended Signal
- Twelve Differential HCSL/LVDS/LVPECL Outputs
- Ultra-Low Additive Jitter: 24 fs (Integration Band: 12 kHz to 20 MHz at 625 MHz Clock Frequency)
- Supports Clock Frequencies from 0 GHz to 1.5 GHz
- Supports 2.5V or 3.3V Power Supplies on HCSL/ LVDS/LVPECL Outputs
- Embedded Low Drop Out (LDO) Voltage Regulator Provides Superior Power Supply Noise Rejection
- · Maximum Output to Output Skew of 50 ps
- Device Controlled via I<sup>2</sup>C or Hardware Control Pins
- · Factory Configurable Default Settings via OTP
- · Transparent for Spread Spectrum Clock

# **Applications**

- PCIe Gen1/2/3/4/5/6/7 Clock Distribution
- Wired Communications: OTN, SONET/SDH, GE, 10 GE, FC, and 10G FC
- · General Purpose Clock Distribution
- · Low Jitter Clock Trees
- Logic Translation
- · Clock and Data Signal Restoration
- · Wireless Communications
- High Performance Microprocessor Clock Distribution
- · Test Equipment




FIGURE 0-1: Functional Block Diagram.

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS300000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# **TABLE OF CONTENTS**

| 1.0"Pin De | escription and Configuration"                 | 6          |
|------------|---|------------|
| 2.0"Funct  | ional Description"                            | <b>1</b> 1 |
|            | 2.1"Clock Inputs"                             |            |
|            | 2.2"Clock Outputs"                            |            |
|            | 2.3"Crystal Oscillator Input"                 | 13         |
|            | 2.4"Termination of Unused Inputs and Outputs" | 14         |
|            | 2.5"Power Consumption"                        | 14         |
|            | 2.6"Power Supply Filtering"                   | 15         |
|            | 2.7"Power Supplies and Power-Up Sequence"     | 15         |
|            | 2.8"Host Interface"                           | 15         |
|            | 2.9"I2C Bus Byte Read/Write"                  | 17         |
|            | 2.10"I2C Bus Burst Read/Write"                | 18         |
|            | 2.11"Typical Phase Noise Characteristics"     | 19         |
| 3.0"Regis  | ter Map"                                      | 23         |
| 4.0"Electr | ical Characteristics"                         | 29         |
| 5.0"Packa  | ge Outline"                                   | 51         |
|            | 5.1"Package Marking Information"              | 5′         |
| Appendix   | A:"Data Sheet Revision History"               | 54         |
| "Product   | Identification System"                        | 55         |


# **List of Figures**

| FIGURE 0-1:"Functional Block Diagram."   | 1  |
|--|----|
| FIGURE 1-1:"56-Lead 8 mm x 8 mm QFN."  |    |
| FIGURE 2-1:"Input Driven by a Single-Ended Output for vcm_sel = 0 and 1."                        | 11 |
| FIGURE 2-2:"Input Driven by DC-Coupled LVPECL Output for vcm_sel = 0."                           | 11 |
| FIGURE 2-3:"Input Driven by DC-Coupled LVPECL Output for vcm_sel = 0 (Alternative Termination)." | 12 |
| FIGURE 2-4:"Input Driven by AC-Coupled LVPECL Output for vcm_sel = 0 and 1."                     | 12 |
| FIGURE 2-5:"Input Driven by HCSL Output for vcm_sel = 1."  | 12 |
| FIGURE 2-6:"Input Driven by LVDS Output for vcm_sel = 0."  | 12 |
| FIGURE 2-7:"Input Driven by AC-Coupled LVDS for vcm_sel = 0 and 1."                              | 13 |
| FIGURE 2-8:"Input Driven by an SSTL Output for vcm_sel = 1."                                     |    |
| FIGURE 2-9:"Driving a Load via Transformer."   | 13 |
| FIGURE 2-10:"Crystal Oscillator Circuit in Hardware Controlled Mode."                            | 14 |
| FIGURE 2-11:"Power Supply Filtering."  | 15 |
| FIGURE 2-12:"Output Disable."  | 16 |
| FIGURE 2-13:"Output Enable."   |    |
| FIGURE 2-14:"I2C Bus Client Interface."  | 17 |
| FIGURE 2-15:"I2C Bus Byte Read."   |    |
| FIGURE 2-16:"I2C Bus Byte Write."  | 18 |
| FIGURE 2-17:"I2C Bus Burst Read."  | 18 |
| FIGURE 2-18:"I2C Bus Burst Write."   |    |
| FIGURE 2-19:"100 MHz HCSL Output Phase Noise."   | 19 |
| FIGURE 2-20:"156.25 MHz LVDS Output Phase Noise."  | 20 |
| FIGURE 2-21:"625 MHz LVPECL Output Phase Noise."   | 20 |
| FIGURE 2-22: "Phase Noise with 156.25 MHz Crystal."  |    |
| FIGURE 4-1:"Single-Ended Measurement Points for Absolute Cross Point and Swing."                 |    |
| FIGURE 4-2:"Single-Ended Measurement Points for Delta Cross Point."                              | 42 |
| FIGURE 4-3:"Single-Ended Measurement Points for Rise and Fall Time Matching."                    |    |
| FIGURE 4-4:"Differential Measurement Points for Rise and Fall Time."                             |    |
| FIGURE 4-5:"Differential Measurement Points for Ringback."                                       | 43 |
| FIGURE 4-6:"PCIe Test Circuit."  | 43 |
| FIGURE 4-7-"12C Bus Timing "   | 48 |

# **List of Tables**

| TABLE 1-1:"Pin Descriptions"  | 7  |
|---|----|
| TABLE 2-1:"Input Clock Selection"   |    |
| TABLE 2-2:"Output Type Selection"   | 16 |
| TABLE 2-3:"I2C Bus Address Table"   | 17 |
| TABLE 3-1:"Register Map"  |    |
| TABLE 3-2:"0x00 XTALBG - XTAL Buffer Gain"                                  | 23 |
| TABLE 3-3:"0x01 XTALDL - XTAL Drive Level"                                  |    |
| TABLE 3-4:"0x02 XTALLC - XTAL Load Capacitance"                             | 24 |
| TABLE 3-5:"0x03 XTALNR - XTAL Normal Run"                                   |    |
| TABLE 3-6:"0x04 OUTLOWALL - Output Low All"                                 | 25 |
| TABLE 3-7:"0x05 INSEL - Input Select Register"                              |    |
| TABLE 3-8:"0x07 DRVTYPE0 - Output Type Select (Outputs 0 to 3)"             |    |
| TABLE 3-9:"0x08 DRVTYPE1 - Output Type Select (Outputs 4 to 7)"             |    |
| TABLE 3-10:"0x09 DRVTYPE2 - Output Type Select (outputs 8 to 11)"           |    |
| TABLE 3-11: "0x0A OUTLOW0 - Output Drive Low (Outputs 0 to 7)"              | 27 |
| TABLE 3-12:"0x0B OUTLOW1 - Output Drive Low (Outputs 8 to 11)"              |    |
| TABLE 3-13:"0x0C COMMODSEL - Common Mode Select"                            | 28 |
| TABLE 3-14:"0x0E DEVADDR - I2C Bus Client Device Address"                   | 28 |
| TABLE 3-15:"0x11 DEVID - Device Identification"                             |    |
| TABLE 4-1:"Absolute Maximum Ratings"  | 29 |
| TABLE 4-2:"Recommended Operating Conditions"                                |    |
| TABLE 4-3:"Current Consumption"   |    |
| TABLE 4-4:"Input Characteristics"   |    |
| TABLE 4-5:"Crystal Oscillator Characteristics"                              |    |
| TABLE 4-6:"Power Supply Rejection Ratio for VDD = VDDO = 3.3V"              |    |
| TABLE 4-7:"Power Supply Rejection Ratio for VDD = VDDO = 2.5V"              |    |
| TABLE 4-8:"LVPECL Output Characteristics for VDDO = 3.3V"                   |    |
| TABLE 4-9:"LVPECL Output Characteristics for VDDO = 2.5V"                   | 33 |
| TABLE 4-10:"LVDS Outputs for VDDO = 3.3V"                                   |    |
| TABLE 4-11:"LVDS Outputs for VDDO = 2.5V"                                   |    |
| TABLE 4-12:"HCSL Outputs (PCle electrical characteristics) for vddo = 3.3v" |    |
| TABLE 4-13:"HCSL (PCIe) jitter performance for vddo = 3.3v"                 |    |
| TABLE 4-14:"HCSL Outputs (PCle electrical characteristics) for vddo = 2.5v" |    |
| TABLE 4-15: "HCSL (PCIe) jitter performance for vddo = 2.5v"                |    |
| TABLE 4-16:"LVPECL Output Phase Noise with 25 MHz XTAL"                     |    |
| TABLE 4-17:"LVDS Output Phase Noise with 25 MHz XTAL"                       |    |
| TABLE 4-18:"HCSL Output Phase Noise with 25 MHz XTAL"                       |    |
| TABLE 4-19:"LVPECL Output Phase Noise with 125 MHz XTAL"                    |    |
| TABLE 4-20:"LVDS Output Phase Noise with 125 MHz XTAL"                      |    |
| TABLE 4-21:"HCSL Output Phase Noise with 125 MHz XTAL"                      |    |
| TABLE 4-22:"LVPECL Output Phase Noise with 156.25 MHz XTAL"                 |    |
| TABLE 4-23:"LVDS Output Phase Noise with 156.25 MHz XTAL"                   |    |
| TABLE 4-24:"HCSL Output Phase Noise with 156.25 MHz XTAL"                   |    |
| TABLE 4-25:"I2C Bus Electrical Characteristics"                             |    |
| "Temperature Specifications"  | 49 |

## 1.0 PIN DESCRIPTION AND CONFIGURATION



**FIGURE 1-1:** 56-Lead 8 mm x 8 mm QFN.

All device inputs and outputs are LVPECL, unless described otherwise. The I/O column uses the following symbols: I – input, IPU – input with 300 k $\Omega$  internal pull-up resistor, IPD – input with 300 k $\Omega$  internal pull-down resistor, IAPU – input with 31 k $\Omega$  internal pull-up resistor, IAPD – input with 30 k $\Omega$  internal pull-down resistor, IAPU/APD – input biased to V<sub>DD</sub>/2 with 60 k $\Omega$  internal pull-up and pull-down resistors (30 k $\Omega$  equivalent), O – output, I/OOD – Input/Open-Drain Output pin, NC – No connect, P – power supply pin.

TABLE 1-1: PIN DESCRIPTIONS

| Pin          | Pin Name | Туре                 | Description  |
|--------------|----------|----------------------|--|
| Number       |          |                      |  |
| Input Refere |          | T                    |  |
| 20           | IN0_p    | I <sub>APD</sub>     | Differential/Single-Ended References 0 and 1   |
| 21           | IN0_n    | I <sub>APU/APD</sub> | Input frequency range from 0 Hz to 1.5 GHz.  |
| 25           | IN1_p    | I <sub>APD</sub>     | imput frequency range from 0 112 to 1.5 G112.  |
| 24           | IN1_n    | I <sub>APU/APD</sub> | Non-inverting inputs (_p) are pulled down with internal 30 k $\Omega$ pull-down resistors. Inverting inputs (_n) are pulled up and pulled down with 60 k $\Omega$ internal resistors (30 k $\Omega$ equivalent) to keep inverting input voltages at V_DD/2 when inverting inputs are left floating (device fed with a single-ended reference). |
| Output Cloc  | ks       |                      |  |
| 1            | OUT0_p   |                      |  |
| 2            | OUT0_n   |                      |  |
| 4            | OUT1_p   |                      |  |
| 5            | OUT1_n   |                      |  |
| 6            | OUT2_p   |                      |  |
| 7            | OUT2_n   |                      |  |
| 8            | OUT3_p   |                      |  |
| 9            | OUT3_n   |                      | Ultra-Low Additive Jitter Differential LVPECL/HCSL/LVDS Outputs 0  |
| 10           | OUT4_p   |                      | to 11  |
| 11           | OUT4_n   |                      | Output frequency range 0 Hz to 1.5 GHz   |
| 13           | OUT5_p   |                      | Output frequency range of the to 1.5 of the  |
| 14           | OUT5_n   | 0                    | In I <sup>2</sup> C bus controlled mode (SEL pin pulled high on the power up) type   |
| 29           | OUT6_p   |                      | (LVPECL/HCSL/LVDS/High-Z) of each output is programmable via I <sup>2</sup> C  |
| 30           | OUT6_n   |                      | Bus  |
| 32           | OUT7_p   |                      | In Hardware control mode (SEL pin pulled low on the power up) type   |
| 33           | OUT7_n   |                      | (LVPECL/HCSL/LVDS/High-Z) of each output is controlled via   |
| 34           | OUT8_p   |                      | OUT_TYPE_SEL0/1 pins.  |
| 35           | OUT8_n   |                      |  |
| 36           | OUT9_p   |                      |  |
| 37           | OUT9_n   |                      |  |
| 38           | OUT10_p  |                      |  |
| 39           | OUT10_n  |                      |  |
| 41           | OUT11_p  |                      |  |
| 42           | OUT11_n  |                      |  |

TABLE 1-1: PIN DESCRIPTIONS (CONTINUED)

| Pin<br>Number | Pin Name                     | Туре                   | Description  |   |                                    |
|---------------|------------------------------|------------------------|--|---|------------------------------------|
| Control       |                              |                        |  |   |                                    |
|               |                              |                        | Input Select 0 or $I^2C$ Address. When SEL pin is low, this pin is Input Select 0 hardware control input. When SEL pin is high, this pin together with pin 51 provides address for $I^2C$ Bus. This pin is pulled-down with 300 k $\Omega$ resistor. |   |                                    |
|               | IN_SEL0/                     | _                      | IN_SEL1  | IN_SEL0   | OUTN                               |
| 52            | I2C_SA_0                     | I <sub>PD</sub>        | 0  | 0   | Input 0 (IN0)                      |
|               |                              |                        | 0  | 1   | Input 1 (IN1)                      |
|               |                              |                        | 1  | 0   | Crystal Oscillator or<br>Overdrive |
|               |                              |                        | 1  | 1   | Crystal Bypass                     |
| 51            | IN_SEL1/<br>I2C_SA_1         | I <sub>PD</sub>        | is Input Select 1 hardwa   | I Interface Input. When are control pin. When SE vides address for $I^2$ C Bu with 300 k $\Omega$ resistor. | L pin is high, this pin            |
|               |                              |                        | Output Signal Type or I <sup>2</sup> C Bus Clock.  When SEL pin is low, this pin and pin 49 selects output type.  When SEL pin is high, this pin is I <sup>2</sup> C Bus Clock.  |   |                                    |
|               | OUT_TYPE                     |                        | OUT_TYPE_SEL_1   | OUT_TYPE_SEL_0  | Output [11:0]                      |
| 50            | SEL0<br>/I2C_SCL             | I/O                    | 0  | 0   | HCSL                               |
|               |                              |                        | 0  | 1   | LVDS                               |
|               |                              |                        | 1  | 0   | LVPECL                             |
|               |                              |                        | 1  | 1   | High-Z (disabled)                  |
| 49            | OUT_TYPE<br>SEL1<br>/I2C_SDA | I<br>I/O <sub>OD</sub> | Output Signal Type or I <sup>2</sup> C Bus I/O Data When SEL pin is low, this pin and pin 50 selects output type. When SEL pin is high, this pin is an I/O pin (Input/Open-Drain) for I <sup>2</sup> C Bus.  |   |                                    |
| 56            | OE0_b                        |                        |  |   |                                    |
| 55            | OE1_b                        |                        |  |   |                                    |
| 54            | OE2_b                        |                        |  |   |                                    |
| 17            | OE3_b                        |                        |  |   |                                    |
| 16            | OE4_b                        |                        | Output Enable Contro   | 1   |                                    |
| 15            | OE5_b                        |                        | •  | •.<br>e output n where n = {0,  | ,11} is active.                    |
| 27            | OE6_b                        | I <sub>PD</sub>        | When OEn_b is high, th   | e output is disabled (Hig   | h-Z)                               |
| 26            | OE7_b                        |                        | OEn_b pins are pulled-o  | down with 300 kΩ resisto  | r                                  |
| 19            | OE8_b                        |                        |  |   |                                    |
| 45            | OE9_b                        |                        |  |   |                                    |
| 44            | OE10_b                       |                        |  |   |                                    |
| 43            | OE11_b                       |                        |  |   |                                    |
| Crystal Osc   | illator                      |                        | •  |   |                                    |
| 22            | XIN                          | ı                      | Crystal Oscillator Input or Crystal Bypass Mode or Crystal Overdrive Mode:  If crystal circuit is not used, pull-down this pin or connect it to the ground.  |   |                                    |
| 23            | XOUT                         | 0                      | Crystal Oscillator Out   | put   |                                    |

TABLE 1-1: PIN DESCRIPTIONS (CONTINUED)

| Hardware/I <sup>2</sup> C | Bus Control |           |  |  |
|---------------------------|-------------|-----------|--|--|
|                           |             | selection |  |  |
| 48                        | SEL         | ı         | Select Control.  When this pin is low, the device is controlled via hardware pins, IN SEL0/1 and OE.  When this pin is high, the device is controlled via I <sup>2</sup> C Bus port.  Any change of SEL pin value requires power cycle. Hence, SEL pin cannot be changed on the fly.     |  |
| 28                        | IREF        | I         | Output Current Select. Connect this pin to the ground via resistor R: $ \label{eq:connect}  \text{HCSL/LVDS/LVPECL for } 100\Omega \text{ differential transmission line:} \\  R = 536\Omega $ $ \text{HCSL for } 85\ \Omega \text{ differential transmission line:} \\  R = 422\Omega $ |  |
| Power and Ground          |             |           |  |  |
| 18                        |             |           |  |  |
| 46                        | VDD         | Р         | Positive Supply Voltage. Connect to 3.3V or 2.5V supply.   |  |
| 53                        |             |           |  |  |
| 3                         |             |           |  |  |
| 12                        | VDDO        | Р         | <b>Positive Supply Voltage for Differential Outputs.</b> Connect to 3.3V or 2.5V power supply. These pins power up differential outputs  |  |
| 31                        | VDDO        | Г         | OUT[11:0] p/n.   |  |
| 40                        |             |           |  |  |
| 47                        | VPP         | Р         | Positive Supply Voltage for Programming OTP Memory. This pin is used for generating custom configurations on ATE. Connect to ground for normal operation.  |  |
| ePad                      | GND         | Р         | Ground. Connect to the ground.   |  |

| 7 | ΙΔ  | 0 | 2 | 72 | ļ |
|---|-----|---|---|----|---|
| _ | LT. | v |   | 12 |   |

NOTES:

#### 2.0 FUNCTIONAL DESCRIPTION

The ZL40272 is an I<sup>2</sup>C Bus programmable or hardware pin controlled low additive jitter, low power 3 x 12 HCSL/LVDS/LVPECL fanout buffer.

Two inputs can accept signal in differential (LVPECL, SSTL, LVDS, HSTL, CML) or single-ended (LVPECL or LVCMOS) format; the third input can accept a single-ended signal or it can be used to build a crystal oscillator by connecting an external crystal resonator between its XIN and XOUT pins. All the other components for building a crystal oscillator are built into the device, such as load capacitance, series resistors, and shunt resistors.

The ZL40272 has twelve HCSL/LVDS/LVPECL outputs that can be powered from a 3.3V or 2.5V supply. Each output can be independently enabled/disabled via OEn\_b pins or via I<sup>2</sup>C Bus. The type of each output driver can be programmed to be LVPECL, HCSL or LVDS. Hence, the device can be configured to support different signaling formats depending on the application.

The device operates from 2.5V  $\pm 5\%$  or 3.3V  $\pm 5\%$  supply. Its operation is guaranteed over the industrial temperature range of -40°C to +85°C.

#### 2.1 Clock Inputs

The following block diagrams show how to terminate different signals fed to the ZL40272 inputs.

The device has programmable common mode input voltage. The common mode voltage can be programmed in COM-MODSEL register at address 0x0C:


COMMODSEL.vcm\_sel = 1 (default) for inputs with common mode between 0V and 1V, such as HCSL.

COMMODSEL.vcm\_sel = 0 for inputs with common mode voltage between 1V and 2V, such as LVPECL and LVDS.

For devices intended to be used in hardware pin controlled mode, the default common mode voltage can be changed in factory by programming OTP.

Figure 2-1 shows how to terminate a single-ended output such as LVCMOS. Resistors R1 and R2 should present  $50\Omega$  equivalent resistance to the line and  $R_O$  +  $R_S$  should be  $50\Omega$  so that the transmission line is terminated at both ends with characteristic impedance. If the driving strength of the output driver is not sufficient to drive low impedance (standard LVCMOS output, for example), the value of series resistor  $R_S$  should be increased. This will reduce the voltage swing at the input, but this should be fine as long as the input voltage swing requirement is not violated. The source resistors of  $R_S$  = 330 $\Omega$  could be used for a standard LVCMOS driver. This will provide 471 mV of voltage swing for 3.3V LVCMOS driver with the peak load current of  $(3.3V^*\,0.85)^*(1/(330\Omega+50\Omega))$  = 7.3 mA for common mode voltage biased at 0.5V. For common mode voltage of  $V_{DD}/2$ , the peak current will be lower.

For optimum performance both differential input pins (\_p and \_n) need to be DC biased to the same voltage. Hence, the ratio R1/R2 should be equal to the ratio R3/R4.



**FIGURE 2-1:** Input Driven by a Single-Ended Output for vcm\_sel = 0 and 1.




FIGURE 2-2: Input Driven by DC-Coupled LVPECL Output for vcm sel = 0.




FIGURE 2-3: Input Driven by DC-Coupled LVPECL Output for vcm\_sel = 0 (Alternative Termination).




FIGURE 2-4: Input Driven by AC-Coupled LVPECL Output for vcm\_sel = 0 and 1.




FIGURE 2-5: Input Driven by HCSL Output for vcm\_sel = 1.




FIGURE 2-6: Input Driven by LVDS Output for vcm\_sel = 0.




FIGURE 2-7: Input Driven by AC-Coupled LVDS for vcm\_sel = 0 and 1.




FIGURE 2-8: Input Driven by an SSTL Output for vcm\_sel = 1.

# 2.2 Clock Outputs

Differential outputs LVPECL, LVDS, and HCSL should have same termination as corresponding outputs described in previous section.

The device is designed to drive differential input of semiconductor devices. In applications that use a transformer to convert from the differential to the single-ended output (for example, driving an oscilloscope  $50\Omega$  input), a resistor larger than  $10\Omega$  should be added at the center tap of the primary winding to achieve optimum jitter performance as shown in Figure 2-9. This is to provide a nominal common mode impedance of  $10\Omega$  or higher, which is typical for differential terminations.




FIGURE 2-9: Driving a Load via Transformer.

#### 2.3 Crystal Oscillator Input

The crystal oscillator circuit can work with crystal resonators from 8 MHz to 160 MHz. To be able support crystal resonators with different characteristics, all internal components are programmable.

The load capacitors can be programmed from 0 pF to 21.75 pF (4 pF default) with resolution of 0.25 pF, which not only meets load requirement for most crystal resonator but also allows for fine tuning of the crystal resonator frequency. The amplifier gain can be adjusted in five steps and series resistor can be adjusted as parallel combination of seven different resistors:  $0\Omega$ ,  $10.5\Omega$ ,  $21\Omega$ ,  $42\Omega$ ,  $84\Omega$ ,  $161\Omega$ , and  $312\Omega$ . ( $84\Omega$  default) Although the first resistor is  $0\Omega$ , the series resistance R<sub>S</sub> will be slightly higher than  $0\Omega$  due to parasitic resistance of the switch that connects to the resistor. Hence, the minimum series resistance is achieved when all seven resistors are connected in parallel. The shunt resistor is fixed and its value is  $500 \text{ k}\Omega$ .

In Hardware Controlled mode, the capacitive load is set at 4 pF, internal series resistance to  $84\Omega$  and they cannot be changed. For Crystals that require higher load or series resistance, additional capacitance and/or series resistance can be added externally as shown in the Figure 2-10.




FIGURE 2-10: Crystal Oscillator Circuit in Hardware Controlled Mode.

## 2.4 Termination of Unused Inputs and Outputs

Unused inputs can be left unconnected or alternatively IN $\_0/1$  can be pulled-down by a 1 k $\Omega$  resistor. Unused outputs should be left unconnected.

## 2.5 Power Consumption

The device total power consumption can be calculated as:

#### **EQUATION 2-1:**

| $P_T = P_S + P_{XTAL} + P_C + P_{O\_DIFF}$  |  |  |  |  |
|---|--|--|--|--|
| Where:  |  |  |  |  |
| $P_S = V_{DD} \times I_S$   | The core power consumed by input buffers. If XTAL is running this power, it should be set to zero. The static current (I <sub>S</sub> ) is specified in Table 4-2.                                   |  |  |  |
| $P_{XTAL} = V_{DD} \times I_{DD\_XTAL}$   | The core power consumption of the XTAL circuit. The current of the XTAL circuit is provided in Table 4-2. If XTAL is not used, the power consumption is equal to zero.                               |  |  |  |
| $P_C = V_{DDO} \times I_{DD\_CM}$   | Common output power shared among all twelve outputs. The current I <sub>DD_CM</sub> is specified inTable 4-2.  |  |  |  |
| $\begin{array}{ c c c c }\hline P_{O\_DIFF} = V_{DDO} \times & (I_{DD\_LVDS} \times \\ N_1 + I_{DD\_LVPECL} \times N_2 + \\ I_{DD\_HCSL} \times N_3) \end{array}$ | Output power where the output current are specified in Table 4-2. N1, N2, and N3 are the number of enabled LVPECL, LVDS, and HCSL outputs respectively and N1 + N2 + N3 is less than or equal to 12. |  |  |  |

Power dissipated inside the device can be calculated by subtracting power dissipated in termination/biasing resistors from the power consumption.

#### **EQUATION 2-2:**

| $P_D = P_T - N_1 \times P_{LVPECL} - N_2 \times P_{LVDS} - N_3 \times P_{HCSL}$ |  |  |  |  |
|---|--|--|--|--|
| Where:  |  |  |  |  |
| N <sub>1</sub> , N <sub>2</sub> , N <sub>3</sub>                                | The number of enabled LVPECL, LVDS and HSCL outputs respectively.  Because there are twelve differential outputs N1 + N2 + N3 will be less or equal to 12. |  |  |  |
| $P_{LVPECL} = (V_{SW} / 50\Omega) \times (V_{SW} + V_B)$ : $V_{SW}$             | $V_{\text{SW}}$ is the voltage swing of the LVPECL output. VB is the LVPECL bias voltage equal to VDD – 2V.  |  |  |  |
| $P_{LVDS} = V_{SW} / 100Ω: V_{SW}$  | V <sub>SW</sub> is the voltage swing of the LVDS output.   |  |  |  |
| $P_{HCSL} = (V_{SW} / 50\Omega)^2 \times (50\Omega + 50\Omega)$                 | $V_{SW}$ is the voltage swing of the HCSL output. Both the termination resistance and the series resistance of the HCSL output are $50\Omega$ .            |  |  |  |
|   |  |  |  |  |

## 2.6 Power Supply Filtering

Each power pin (VDD and VDDO) should be decoupled with a  $0.1~\mu F$  capacitor with minimum equivalent series resistance (ESR) and minimum series inductance (ESL). For example, 0402 X5R Ceramic Capacitors with 6.3V minimum rating could be used. These capacitors should be placed as close as possible to the power pins. To reduce the power noise from adjacent digital components on the board, each power supply could be further insulated with a low resistance ferrite bead with two capacitors. The ferrite bead will also insulate adjacent components from the noise generated from the device. Figure 2-11 shows recommended decoupling for each power pin.




FIGURE 2-11: Power Supply Filtering.

# 2.7 Power Supplies and Power-Up Sequence

The device has two different power supplies: VDD and VDDO, which are mutually independent. Voltages supported by each of these power supplies are specified in Table 1-1.

The device is not sensitive to the power-up sequence. For example, a commonly used sequence where higher voltage comes up before or at the same time as the lower voltages can be used (or any other sequence).

#### 2.8 Host Interface

ZL40272 can be controlled via hardware pins (SEL pin tied low) or via I<sup>2</sup>C Bus (SEL pin tied high). The mode shall be selected during power up and it cannot be changed on-the-fly.

#### 2.8.1 HARDWARE CONTROL MODE

In this mode, ZL40272 is controlled via Input Select pins (IN\_SEL[1:0]) that select which one of three inputs is fed to outputs as show in Table 2-1, OUT\_TYPE\_SEL[1:0] pins which select signal level (HCSL, LVDS, LVPECL or Hi-Z) and output enable pins (OE b) for each output as shown in Table 2-2.

All input control pins have low input threshold voltage so they can be driven from the device with low output voltage (FPGA/CPLD). Supported voltages are between 1.2V and VDD (2.5V or 3.3V).

TABLE 2-1: INPUT CLOCK SELECTION

| IN_SEL1 | IN_SEL0 | Selected Input          |
|---------|---------|-------------------------|
| 0       | 0       | IN0_p, IN0_n            |
| 0       | 1       | IN1_p, IN1_n            |
| 1       | X       | XIN (crystal input pin) |

TABLE 2-2: OUTPUT TYPE SELECTION

| OE_N_b | OUT_TYPE_SEL[1:0] | Output                  |
|--------|-------------------|-------------------------|
| 0      | 00                | HCSL                    |
| 0      | 01                | LVDS                    |
| 0      | 10                | LVPECL                  |
| 1      | 00 or 01 or 10    | High-Z (on output N)    |
| X      | 11                | High-Z (on all outputs) |

Output is disabled synchronously and depending of the input frequency it can take up to 5 clock cycles to disable the output ( $t_2 - t_1 \le 5$ \*T, where T is the input clock period) as shown in Figure 2-12.




FIGURE 2-12: Output Disable.

Any outputs can be enabled by pulling the corresponding OE\_b pin low. As soon as OE\_N\_b pin goes low  $(t_1)$  the output N will go from high-Z to low (OUTN\_p = low, OUTN\_n = high) and will start to track the input after up to 5 input clock cycles  $(t_2 - t_1 \le 5^*T)$ , where T is the input clock period) depending on the frequency of the input clock as shown in Figure 2-13.




FIGURE 2-13: Output Enable.

#### 2.8.2 I<sup>2</sup>C BUS CONTROL MODE

ZL40272 is controlled via four pin I<sup>2</sup>C Bus client interface as shown in the following figure.




FIGURE 2-14: I<sup>2</sup>C Bus Client Interface.

The address selection is done via SA 0 and SA 1 hardware pins, which select the appropriate address for the device.

TABLE 2-3: I<sup>2</sup>C BUS ADDRESS TABLE

| SA_1 | SA_0 | I <sup>2</sup> C Bus Address |
|------|------|------------------------------|
| 0    | 0    | 0x34                         |
| 0    | 1    | 0x35                         |
| 1    | 0    | 0x36                         |
| 1    | 1    | 0x37                         |

# 2.9 I<sup>2</sup>C Bus Byte Read/Write

Reading or writing a register or registers in a I<sup>2</sup>C Bus client device is MSB first and LSB last in one-byte blocks.

The access from  $I^2C$  host starts with the start condition followed by the client address and the write indicator bit. This is then followed by the command byte which in bits [6:0] contains the address of the register to be accessed for byte mode or the first register to be accessed in the burst mode. The most significant bit in the command byte must be set to 1.

**Byte Read.** The standard byte read is as shown in Figure 2-15. The command byte is followed the client address and read indication bit. The device (client) will respond by sending the requested byte.




FIGURE 2-15: I<sup>2</sup>C Bus Byte Read.

**Write.** Figure 2-16 illustrates the standard byte write After the written byte has been acknowledged by the device, the host will assert the stop signal.




FIGURE 2-16: I<sup>2</sup>C Bus Byte Write.

# 2.10 I<sup>2</sup>C Bus Burst Read/Write

Burst Read and Write are very similar to Byte Read and Write.

**Burst Read.** Figure 2-17 illustrates the Burst Read. The I<sup>2</sup>C host acknowledges after each received byte and finally sends a Not Acknowledge (NACK) followed with Stop Condition.




FIGURE 2-17: I<sup>2</sup>C Bus Burst Read.

Burst Write. Figure 2-18 illustrates the Burst Write. The I<sup>2</sup>C host will send the Stop Condition after the last data byte.




FIGURE 2-18: I<sup>2</sup>C Bus Burst Write.

# 2.11 Typical Phase Noise Characteristics




FIGURE 2-19: 100 MHz HCSL Output Phase Noise.




FIGURE 2-20: 156.25 MHz LVDS Output Phase Noise.




FIGURE 2-21: 625 MHz LVPECL Output Phase Noise.




FIGURE 2-22: Phase Noise with 156.25 MHz Crystal.




FIGURE 2-23: 491.52 MHz HCSL Phase Noise.

| 7 | ΙΔ | N | 2 | 7 | 2 |
|---|----|---|---|---|---|
|   | _4 | U |   | • |   |

NOTES:

# 3.0 REGISTER MAP

The device is controlled by accessing registers through the serial interface. The following table provides a summary of the registers available for the configuration of the device. The default settings can be modified via factory programmable OTP memory.

TABLE 3-1: REGISTER MAP

| Address<br>I <sup>2</sup> C A[6:0]<br>Hex (0x) | Name      | Data D[7:0]   |
|--|-----------|---|
| 00   | XTALBG    | xtal_buf_gain[7:0]  |
| 01   | XTALDL    | xtal_drive_level[7:0]   |
| 02   | XTALLC    | xtal_load_cap[7:0]  |
| 03   | XTALNR    | xtal_normal_run   |
| 04   | OUTLOWALL | out_low_all   |
| 05   | INSEL     | input_select[1:0]   |
| 06   | _         | Not used.   |
| 07   | DRVTYPE0  | driver_type[7:0] (differential output OUT3, OUT2, OUT1, OUT0)     |
| 08   | DRVTYPE1  | driver_type[15:8] (differential output OUT7, OUT6, OUT5, OUT4)    |
| 09   | DRVTYPE2  | driver_type[23:16] (differential output OUT11, OUT10, OUT9, OUT8) |
| 0A   | OUTLOW0   | output_drive_low[7:0]   |
| 0B   | OUTLOW1   | output_drive_low[11:8]  |
| 0C   | COMMODSEL | vcm_sel   |
| 0D   | _         | Not used.   |
| 0E   | DEVADDR   | dev_addr[2:0]   |
| 0F   | Reserved  | Reserved  |
| 10   | Reserved  | Reserved  |
| 11   | DEVICEID  | Device Identification   |
| 12-1F  | Reserved  | Reserved  |

TABLE 3-2: 0X00 XTALBG - XTAL BUFFER GAIN

| Bit | Name               | Description   | Туре | Reset |
|-----|--------------------|---|------|-------|
| 7:0 | xtal_buf_gain[7:0] | Programs crystal buffer (inverting amplifier) gain. Every bit pair (bits: 01, 23, 45, 67) of this register correspond to additional equal gain block which can be added (bits set) or removed (bits cleared).  Minimum gain is 0x00 (default) and 0xFF is maximum gain When reference input mode is "bypass XTAL mode" or "differential input modes" with HIGH xtal_normal_run bit, the buffer is disabled and follows "Input Selection". When xtal_normal_run bit is LOW, XTAL buffer is in the "xtal forced run" mode and keep running.  8'b0000_0000: default crystal buffer strength. 8'b0000_011: enable additional buffer strength 8'b0001_100: enable additional buffer strength 8'b0011_0000: enable additional buffer strength | RW   | FF    |

TABLE 3-3: 0X01 XTALDL - XTAL DRIVE LEVEL

| Bit | Name                  | Description  | Туре | Reset |
|-----|-----------------------|--|------|-------|
| 7:0 | xtal_drive_level[7:0] | Internal damping resistance of crystal circuit to limit external crystal's drive level $\mu$ W. The value of damping resistor is determined by crystal's motion resistance of crystal's equivalent circuit. Drive level should be lower than crystal manufacturer's specification. Crystal's equivalent values should be requested to the manufacturer, (motion resistance and shunt capacitance). The selected resistors are connected to XOUT. Multiple bit combinations available by 7-bit control. Because they use parallel connections, 0xFF is the smallest resistance and 0x01 is the highest resistance. 8'b0000_0000: disable all resistors 8'b0000_0001: 312 $\Omega$ resistor 8'b0000_0100: 42 $\Omega$ resistor 8'b0000_1000: 42 $\Omega$ resistor 8'b0001_0000: 21 $\Omega$ resistor 8'b0010_0000: 10.5 $\Omega$ resistor 8'b0100_0000: 0 $\Omega$ connection 8'b1000_0000: not used | RW   | 04    |

TABLE 3-4: 0X02 XTALLC - XTAL LOAD CAPACITANCE

| Bit | Name               | Description  | Type | Reset |
|-----|--------------------|--|------|-------|
| 7:0 | xtal_load_cap[7:0] | Internal load capacitance of crystal circuit (0 pF to 21.75 pF with the resolution of 0.25 pF).  XIN and XOUT have each capacitor connected to GND. Multiple bit combinations available between 8 capacitors.  8'b0000_0000: disable all xtal load capacitors 8'b0000_0001: enable capacitor 0.25 pF 8'b0000_0010: enable capacitor 0.5 pF 8'b0000_0100: enable capacitor 1 pF 8'b0000_1000: enable capacitor 2 pF 8'b0001_0000: enable capacitor 2 pF 8'b0010_0000: enable capacitor 4 pF 8'b0100_0000: enable capacitor 4 pF 8'b1000_0000: enable capacitor 8 pF | RW   | 40    |

TABLE 3-5: 0X03 XTALNR - XTAL NORMAL RUN

| Bit | Name            | Description  | Туре | Reset   |
|-----|-----------------|--|------|---------|
| 7:1 | Unused          | Unused   | R    | 0000000 |
| 0   | xtal_normal_run | When this bit is set high crystal oscillator circuit is running only if input_select[1:0] register at address 0x05 selects crystal mode (2'b10). This value is recommended because it provides best jitter performanceXO circuit is running only when it is needed.  When this bit is set low the crystal oscillator will keep running even if crystal oscillator is not selected in input_select[1:0] register at address 0x05. This mode | RW   | 1       |
|     |                 | should only be used when fast switching between input references and crystal oscillator is required.   |      |         |

## TABLE 3-6: 0X04 OUTLOWALL - OUTPUT LOW ALL

| Bit | Name        | Description   | Туре | Reset   |
|-----|-------------|---|------|---------|
| 7:1 | Unused      | Unused  | R    | 0000000 |
| 0   | out_low_all | OUTLOWALL affects OUTLOW0 and OUTLOW1 registers.  1'b0: Output0 to Output11 are according to their drivertype[n+1, n] values 1'b1: Output0 to Output11 will drive logic LOW.  OTP value load to this bit and/or I <sup>2</sup> C write to this bit in the SCM mode, will affect all the values at OUTLOW0 and OUTLOW1 registers. In other words, loading value of 1'b0 from OTP or writing it from I <sup>2</sup> C, will cause all values in OUTLOW0 and OUTLOW1 registers to be 0's. Same thing for 1'b1.  In SCM, the output_low values per output are controlled individually by accessing the bits in OUTLOW0 and OUTLOW1 registers. However, any subsequent write to this bit will affect the values in those registers (OUTLOW0 and OUTLOW1) | RW   | 0       |

# TABLE 3-7: 0X05 INSEL - INPUT SELECT REGISTER

| Bit | Name              | Description  | Type | Reset  |
|-----|-------------------|--|------|--------|
| 7:2 | Unused            | Unused   | R    | 000000 |
| 1:0 | input_select[1:0] | Input reference clock selection. Proper external coupling and termination are required.  2'b00: differential input from IN0_p and IN0_n 2'b01: differential input from IN1_p and IN1_n 2'b10: fundamental XTAL mode with XIN and XOUT (Use internal crystal oscillator circuits) or XTAL overdrive mode (single-ended clock signal fed to XIN) 2'b11: XTAL bypass mode (single-ended clock signal with XIN and disabled internal crystal buffer circuit in the analog block) |      | 00     |

TABLE 3-8: 0X07 DRVTYPE0 - OUTPUT TYPE SELECT (OUTPUTS 0 TO 3)

| Bit | Name             | Description   | Туре | Reset |
|-----|------------------|---|------|-------|
| 7:6 | driver type[7:6] | Output driver type of differential OUT3.  | RW   | 11    |
|     |                  | The same bit configuration with OUT0.   |      |       |
|     |                  | Output driver type of differential OUT2.  |      |       |
| 5:4 | driver_type[5:4] | TI 13 6 6 6 11 01 TO  | RW   | 11    |
|     |                  | The same bit configuration with OUT0.   |      |       |
| 3:2 | driver_type[3:2] | Output driver type of differential OUT1.  | RW   | 11    |
| 0.2 | diivei_type[o.z] | The same bit configuration with OUT0.   | 1200 | ''    |
|     |                  | Output driver type of differential OUT0.  |      |       |
| 1:0 | driver_type[1:0] | 2'b00: HCSL outputs 2'b01: LVDS outputs 2'b10: LVPECL outputs 2'b11: Outputs disabled | RW   | 11    |

# TABLE 3-9: 0X08 DRVTYPE1 - OUTPUT TYPE SELECT (OUTPUTS 4 TO 7)

| Bit | Name               | Description                              | Туре | Reset |
|-----|--------------------|--|------|-------|
| 7:6 | driver_type[15:14] | Output driver type of differential OUT7. | RW   | 11    |
|     |                    | The same bit configuration with OUT0.    |      |       |
|     |                    | Output driver type of differential OUT6. |      |       |
| 5:4 | driver_type[13:12] |  | RW   | 11    |
|     |                    | The same bit configuration with OUT0.    |      |       |
|     |                    | Output driver type of differential OUT5. |      |       |
| 3:2 | driver_type[11:10] |  | RW   | 11    |
|     |                    | The same bit configuration with OUT0.    |      |       |
|     |                    | Output driver type of differential OUT4. |      |       |
| 1:0 | driver_type[9:8]   |  | RW   | 11    |
|     |                    | The same bit configuration with OUT0.    |      |       |

# TABLE 3-10: 0X09 DRVTYPE2 - OUTPUT TYPE SELECT (OUTPUTS 8 TO 11)

| Bit | Name               | Description                               | Туре | Reset |
|-----|--------------------|---|------|-------|
|     | driver_type[23:22] | Output driver type of differential OUT11. |      |       |
| 7:6 |                    | The come his confirmmetion with OUTO      | RW   | 11    |
|     |                    | The same bit configuration with OUT0.     |      |       |
|     | driver_type[21:20] | Output driver type of differential OUT10. |      |       |
| 5:4 |                    |   | RW   | 11    |
|     |                    | The same bit configuration with OUT0.     |      |       |
|     | driver_type[19:18] | Output driver type of differential OUT9.  |      |       |
| 3:2 |                    |   | RW   | 11    |
|     |                    | The same bit configuration with OUT0.     |      |       |
|     | driver_type[17:16] | Output driver type of differential OUT8.  |      |       |
| 1:0 |                    |   | RW   | 11    |
|     |                    | The same bit configuration with OUT0.     |      |       |

TABLE 3-11: 0X0A OUTLOW0 - OUTPUT DRIVE LOW (OUTPUTS 0 TO 7)

| Bit | Name                | Description   | Туре | Reset |
|-----|---------------------|---|------|-------|
| 7   | output_drive_low[7] | Output driver type of differential OUT7.  | RW   | 0     |
|     |                     | The same bit configuration with OUT0.   |      |       |
| 0   |                     | Output driver type of differential OUT6.  | DVV  |       |
| 6   | output_drive_low[6] | The same bit configuration with OUT0.   | RW   | 0     |
|     |                     | Output driver type of differential OUT5.  |      |       |
| 5   | output_drive_low[5] | The same hit configuration with OUTO  | RW   | 0     |
|     |                     | The same bit configuration with OUT0.  Output driver type of differential OUT4.   |      |       |
| 4   | output drive low[4] | Output driver type of differential 0014.  | RW   | 0     |
|     |                     | The same bit configuration with OUT0.   |      |       |
| 0   |                     | Output driver type of differential OUT3.  | RW   |       |
| 3   | output_drive_low[3] | The same bit configuration with OUT0.   |      | 0     |
|     |                     | Output driver type of differential OUT2.  |      |       |
| 2   | output_drive_low[2] |   | RW   | 0     |
|     |                     | The same bit configuration with OUT0.   |      |       |
| 1   | output_drive_low[1] | Output driver type of differential OUT1.  | RW   | 0     |
| -   |                     | The same bit configuration with OUT0.   | IXVV |       |
| 0   | output_drive_low[0] | When this bit is set to 1, and when OUT0 is enabled, the OUT0_p will drive low and OUT0_n will drive high voltage levels for corresponding type of the output. For example, if output type for OUT0 is set to HCSL (driver_type = 2'b00), the OUT0_p will drive 0V and OUT0_n will drive 0.75V.  When OUT0 is in high-Z mode (driver_type[1:0] = 2'b11), this bit is ignored and the output will stay high-Z.  If this bit is set to 0, drive low function is disabled.  output_drive_low[0] driver_type[1:0] OUT0  0 00 HCSL 0 01 LVDS 0 10 LVPECL 0 11 Hi-Z | RW   | 0     |
|     |                     | 1 00 HCSL_drive_low 1 01 LVDS_drive_low 1 10 LVPECL_drive_low 1 11 Hi-Z   |      |       |

TABLE 3-12: 0X0B OUTLOW1 - OUTPUT DRIVE LOW (OUTPUTS 8 TO 11)

| Bit | Name                 | Description  | Туре | Reset |
|-----|----------------------|--|------|-------|
| 7:4 | Unused               | Unused   | R    | 0     |
| 3   | output_drive_low[11] | Output driver type of differential OUT11.  The same bit configuration with OUT0. |      |       |
| 2   | output_drive_low[10] | Output driver type of differential OUT10.  The same bit configuration with OUT0. |      |       |

# TABLE 3-12: 0X0B OUTLOW1 - OUTPUT DRIVE LOW (OUTPUTS 8 TO 11) (CONTINUED)

| Bit | Name                | Description                              | Туре | Reset |
|-----|---------------------|--|------|-------|
| 1   | output_drive_low[9] | Output driver type of differential OUT9. |      |       |
|     |                     | The same bit configuration with OUT0.    |      |       |
| 0   | output_drive_low[8] | Output driver type of differential OUT8. |      |       |
|     |                     | The same bit configuration with OUT0.    |      |       |

## TABLE 3-13: 0X0C COMMODSEL - COMMON MODE SELECT

| Bit | Name    | Description   | Туре | Reset   |
|-----|---------|---|------|---------|
| 7:1 | Unused  | Unused  | R    | 0000000 |
| 0   | vcm_sel | The bit determines the range of the input VCM  1'b0: the input VCM is from 1V to 2V  1'b1: the input VCM is from 0.1V to 0.8V (for HCSL format) | RW   | 1       |

# TABLE 3-14: 0X0E DEVADDR - I<sup>2</sup>C BUS CLIENT DEVICE ADDRESS

| Bit | Name          | Description  | Type | Reset |
|-----|---------------|--|------|-------|
| 7:3 | Unused        | Unused   | R    | 00000 |
| 2:0 | dev_addr[2:0] | These three bits contributes as the following to the 7 bits of the I <sup>2</sup> C Bus client address {2'b01, dev_addr[2:0],SA1,SA0}, where SA0 and SA1 are from pins IN_SEL0_I2C_SA_0 and IN_SEL0_I2C_SA_0 respectively. | RW   | 101   |

#### TABLE 3-15: 0X11 DEVID - DEVICE IDENTIFICATION

| Bit | Name   | Description | Type | Reset |
|-----|--------|-------------|------|-------|
| 7:5 | Unused | Unused      | R    | 000   |
| 4:0 | dev_id | Device ID   | RO   | 00011 |

## 4.0 ELECTRICAL CHARACTERISTICS

## TABLE 4-1: ABSOLUTE MAXIMUM RATINGS

Note 1, Note 2, Note 3

| Parameter                 | Symbol                            | Min. | Max. | Units |
|---------------------------|-----------------------------------|------|------|-------|
| Supply Voltage, 3.3V      | V <sub>DD</sub> /V <sub>DDO</sub> | -0.5 | +4.6 | V     |
| Supply Voltage, 2.5V      | V <sub>DD</sub> /V <sub>DDO</sub> | -0.5 | +3.5 | V     |
| Storage Temperature Range | T <sub>ST</sub>                   | -55  | +125 | °C    |

**Note 1:** Exceeding these values may cause permanent damage.

2: Functional operation under these conditions is not implied.

3: Voltages are with respect to ground (GND) unless otherwise stated.

TABLE 4-2: RECOMMENDED OPERATING CONDITIONS

Note 1, Note 2

| Parameter             | Symbol             | Min.  | Тур. | Max.                  | Units |
|-----------------------|--------------------|-------|------|-----------------------|-------|
| Supply Voltage 3.3V   | $V_{DD}/V_{DDO}$   | 3.135 | 3.3  | 3.465                 | V     |
| Supply Voltage 2.5V   | $V_{DD}/V_{DDO}$   | 2.375 | 2.5  | 2.625                 | V     |
| Operating Temperature | T <sub>A</sub>     | -40   | +25  | +85                   | °C    |
| Input Voltage         | V <sub>DD-IN</sub> | -0.3  | _    | V <sub>DD</sub> + 0.3 | V     |

Note 1: Voltages are with respect to ground (GND) unless otherwise stated.

2: The device core supports two power supply modes (3.3V and 2.5V).

**TABLE 4-3: CURRENT CONSUMPTION** 

| Characteristics   | Symbol                        | Min. | Тур. | Max. | Units | Notes                      |
|---|-------------------------------|------|------|------|-------|----------------------------|
| Core Device Current (all outputs  | I <sub>S_3.3V</sub>           | _    | 163  | 197  | mA    | V <sub>DD</sub> = 3.3V+5%  |
| and XTAL disabled)  | I <sub>S_2.5V</sub>           | _    | 153  | 187  | mA    | V <sub>DD</sub> = 2.5V+5%  |
| Core Device Current (all outputs  | I <sub>DD_XTAL_3.3V</sub>     | _    | 128  | 154  | mA    | V <sub>DD</sub> = 3.3V+5%  |
| disabled) XTAL Circuit Enabled<br>with 25 MHz Crystal Connected<br>between XIN and XOUT | I <sub>DD_XTAL_2.5V</sub>     | _    | 124  | 150  | mA    | V <sub>DD</sub> = 2.5V+5%  |
| Common Output Current   | I <sub>DD_CM_3.3V</sub>       | _    | 17.9 | 18.9 | mA    | V <sub>DDO</sub> = 3.3V+5% |
| Common Output Current   | I <sub>DD_CM_2.5V</sub>       | _    | 16.6 | 17.5 | mA    | V <sub>DDO</sub> = 2.5V+5% |
| Current Dissipation per LVPECL  | I <sub>DD_LVPECL_3.3V</sub>   | _    | 21.5 | 25.7 | mA    | V <sub>DDO</sub> = 3.3V+5% |
| Output  | I <sub>DD_LVPECL_2.5V</sub>   | _    | 21.5 | 25.6 | mA    | $V_{DDO} = 2.5V + 5\%$     |
| Current Dissipation per LVDS  | I <sub>DD_LVDSL_3.3V</sub>    | _    | 6.73 | 8    | mA    | $V_{DDO} = 3.3V + 5\%$     |
| Output  | I <sub>DD_LVDS_2.5V</sub>     | _    | 6.87 | 7.83 | mA    | V <sub>DDO</sub> = 2.5V+5% |
| Current Dissipation per HCSL  | I <sub>DD_85HCSL_3.3V</sub>   | _    | 21   | 22.8 | mA    | $V_{DDO} = 3.3V + 5\%$     |
| Output (IREF pin pulled down with 422Ω)   | I <sub>DD_85HCSL_2.5V</sub>   | _    | 20   | 21.4 | mA    | V <sub>DDO</sub> = 2.5V+5% |
| Current Dissipation per HCSL  | I <sub>DD_100HCSL_3.3V</sub>  |      | 17.6 | 19.2 | mA    | V <sub>DDO</sub> = 3.3V+5% |
| Output (IREF pin pulled down with $536\Omega$ )   | I <sub>DD_100</sub> HCSL_2.5V | _    | 17   | 18.4 | mA    | V <sub>DDO</sub> = 2.5V+5% |

TABLE 4-4: INPUT CHARACTERISTICS

Note 1, Note 2, Note 3

| Characteristics  | Symbol                           | Min. | Тур. | Max. | Units | Notes                         |
|--|----------------------------------|------|------|------|-------|-------------------------------|
| CMOS High-Level Input Voltage for Control Inputs   | V <sub>CIH</sub>                 | 1.05 | _    |      | V     | _                             |
| CMOS Low-Level Input Voltage for Control Inputs  | V <sub>CIL</sub>                 | _    | _    | 0.45 | V     | _                             |
| CMOS Input Leakage Current for Control Inputs (includes current due to pull down resistors)                                  | I <sub>IL</sub>                  | -25  | _    | 50   | μA    | $V_I = V_{DD}$ or $0V$        |
| Differential Input Common Mode Voltage for IN0_p/n and IN1_p/n   | V <sub>CM</sub>                  | 1    | _    | 2    | V     | vcm_sel bit = 0<br>(reg 0x0C) |
| Differential Input Common Mode Voltage for IN0_p/n and IN1_p/n (HCSL common mode)  | V <sub>CM</sub>                  | 0.1  | _    | 0.8  | V     | vcm_sel bit = 1<br>(reg 0x0C) |
| Differential Input Voltage Swing for IN0_p/n and IN1_p/n; f < 1 GHz  | V <sub>ID</sub>                  | 0.15 | _    | 1.3  | V     | _                             |
| Differential Input Voltage Swing for IN0_p/n and IN1_p/n for 1 GHz < f < 1.5 GHz   | V <sub>ID</sub>                  | 0.35 | _    | 1.3  | V     | _                             |
| Differential Input Leakage Current for IN0_p/<br>n and IN1_p/n (includes current due to pull-<br>up and pull-down resistors) | I <sub>IL</sub>                  | -150 | _    | 150  | μA    | V <sub>I</sub> = 2V or 0V     |
| Single-Ended Input Voltage for IN0_p and IN1_p   | V <sub>SI</sub>                  | -0.3 | _    | 2.7  | V     | _                             |
| Single-Ended Input Common Mode Voltage (IN0_p and IN1_p)   | V <sub>SIC</sub>                 | 1    | _    | 2    | V     | vcm_sel bit = 0<br>(reg 0x0C) |
| Single-Ended Input Common Mode Voltage (IN0_p and IN1_p) (HCSL common mode)  | V <sub>SIC</sub>                 | 0.1  | _    | 0.8  | V     | vcm_sel bit = 1<br>(reg 0x0C) |
| Single-Ended Input Voltage Swing for IN0_p and IN1_p   | V <sub>SID</sub>                 | 0.3  | _    | 0.8  | V     | _                             |
| Input Frequency (differential)   | f <sub>IN</sub>                  | 0    | _    | 1500 | MHz   | _                             |
| Input Frequency (single-ended)   | f <sub>IN_SE</sub>               | 0    | _    | 400  | MHz   | _                             |
| Input Duty Cycle   | DC                               | 35   | _    | 65   | %     | _                             |
| Input Slew Rate  | t <sub>SLEW</sub>                |      | 2    |      | V/ns  | _                             |
| Input Pull-Up/Pull-Down Resistance for IN0_p/IN0_n and IN1_p/IN1_n   | R <sub>PU</sub> /R <sub>PD</sub> | _    | 60   | -    | kΩ    | _                             |
| Input Pull-Down Resistance for INx_p   | R <sub>PD</sub>                  | _    | 30   |      | kΩ    | _                             |
| Control Input (OE_b[11:0]) Pull-Down Resistance  | R <sub>PDD</sub>                 | _    | 300  | _    | kΩ    | _                             |
|  |                                  | _    | -90  | _    |       | f <sub>IN</sub> = 100 MHz     |
| Input Multiplexer Isolation IN0_p/n to IN1_p/n and Vice-Versa. Power on Both Inputs  | laa                              | _    | -75  | _    | dBc   | f <sub>IN</sub> = 200 MHz     |
| 0 dBm, f <sub>OFFSET</sub> > 50 kHz  | I <sub>SO</sub>                  | _    | -61  | _    | abc . | f <sub>IN</sub> = 400 MHz     |
| 5.1321   |                                  | _    | -52  | _    |       | f <sub>IN</sub> = 800 MHz     |

**Note 1:** Values are over Recommended Operating Conditions.

<sup>2:</sup> Values are over all two power supply modes ( $V_{DD}$  = 3.3V and  $V_{DD}$  = 2.5V).

**<sup>3:</sup>** Input mux isolation is measured as amplitude of f<sub>OFFSET</sub> spur in dBc on the output clock phase noise plot (1) low frequency only.

TABLE 4-5: CRYSTAL OSCILLATOR CHARACTERISTICS

Note 1, Note 2

| Characteristics  | Symbol          | Min.          | Тур. | Max.  | Units | Notes  |
|--|-----------------|---------------|------|-------|-------|--|
| Mode of Oscillation  | _               | Fundamental — |      | _     |       |  |
| Frequency  | f               | 8             | _    | 160   | MHz   | _  |
| On-Chip Load Capacitance in I <sup>2</sup> C Bus Controlled Mode | C <sub>L</sub>  | 0             | _    | 21.75 | pF    | Programmable   |
| On-Chip Load Capacitance in Pin Controlled Mode                  | C <sub>L</sub>  | _             | 4    | _     | pF    | Fixed  |
| On-Chip Series Resistor in I <sup>2</sup> C Bus Controlled Mode  | R <sub>S</sub>  | 0             | _    | 312   | Ω     | Programmable   |
| On-Chip Series Resistor in Pin Controlled Mode                   | R <sub>S</sub>  | _             | 84   | _     | Ω     | Fixed  |
| On-Chip Shunt Resistor   | R               | _             | 500  | _     | kΩ    | _  |
| Frequency in Overdrive<br>Mode (Note 3)                          | f <sub>OV</sub> | 0.1           | _    | 250   | MHz   | Functional, but may not meet AC parameters. Minimum depends on AC coupling capacitor (0.1 μF assumed). |
| Frequency in Bypass Mode (Note 4)                                | f <sub>BP</sub> | 0             | _    | 250   | MHz   | Functional, but may not meet AC parameters.  |

- Note 1: Values are over Recommended Operating Conditions.
  - 2: Values are over all two power supply modes ( $V_{DD}$  = 3.3V and  $V_{DD}$  = 2.5V).
  - 3: Maximum input level is 2V.
  - **4:** Maximum output level is V<sub>DD</sub>.

TABLE 4-6: POWER SUPPLY REJECTION RATIO FOR  $V_{DD} = V_{DDO} = 3.3V$ 

Note 1, Note 2, Note 3

| Characteristics        | Symbol                 | Min. | Тур.       | Max. | Units | Notes                        |
|------------------------|------------------------|------|------------|------|-------|------------------------------|
|                        |                        |      | -79        |      |       | f <sub>IN</sub> = 156.25 MHz |
| PSRR for LVPECL Output | PSRR <sub>LVPECL</sub> | _    | -81        | _    | dBc   | f <sub>IN</sub> = 312.5 MHz  |
|                        |                        |      | -84        |      |       | f <sub>IN</sub> = 625 MHz    |
|                        |                        |      | <b>-91</b> |      |       | f <sub>IN</sub> = 156.25 MHz |
| PSRR for LVDS Output   | PSRR <sub>LVDS</sub>   | _    | -88        | _    | 1 1   | f <sub>IN</sub> = 312.5 MHz  |
|                        |                        | _    | -81        | _    |       | f <sub>IN</sub> = 625 MHz    |
|                        |                        | _    | -95        | _    |       | f <sub>IN</sub> = 100 MHz    |
| PSRR for HCSL Output   | PSRR <sub>HCSL</sub>   | _    | -93        | _    | -     | f <sub>IN</sub> = 133 MHz    |
|                        |                        | _    | -84        | _    |       | f <sub>IN</sub> = 400 MHz    |

- Note 1: Values are over Recommended Operating Conditions.
  - 2: Noise injected to VDDO power supply with frequency 100 kHz and amplitude 100 mV<sub>PP</sub>.
  - 3: PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot.

TABLE 4-7: POWER SUPPLY REJECTION RATIO FOR  $V_{DD} = V_{DDO} = 2.5V$ 

Note 1, Note 2, Note 3

| Characteristics        | Symbol                 | Min. | Тур.       | Max. | Units | Notes                        |
|------------------------|------------------------|------|------------|------|-------|------------------------------|
|                        |                        | _    | -82        | _    |       | f <sub>IN</sub> = 156.25 MHz |
| PSRR for LVPECL Output | PSRR <sub>LVPECL</sub> | _    | <b>-71</b> | _    | dBC   | f <sub>IN</sub> = 312.5 MHz  |
|                        |                        | _    | -68        | _    |       | f <sub>IN</sub> = 625 MHz    |
|                        |                        | _    | -97        |      |       | f <sub>IN</sub> = 156.25 MHz |
| PSRR for LVDS Output   | PSRR <sub>LVDS</sub>   | _    | -79        | _    | dBc   | f <sub>IN</sub> = 312.5 MHz  |
|                        |                        | _    | -78        | _    |       | f <sub>IN</sub> = 625 MHz    |
|                        |                        | _    | -89        | _    |       | f <sub>IN</sub> = 100 MHz    |
| PSRR for HCSL Output   | PSRR <sub>HCSL</sub>   | _    | -94        | _    | -     | f <sub>IN</sub> = 133 MHz    |
|                        |                        | _    | -82        | _    |       | f <sub>IN</sub> = 400 MHz    |

- Note 1: Values are over Recommended Operating Conditions.
  - 2: Noise injected to VDDO power supply with frequency 100 kHz and amplitude 100 mV<sub>PP</sub>.
  - 3: PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot.

TABLE 4-8: LVPECL OUTPUT CHARACTERISTICS FOR  $V_{DDO} = 3.3V$ 

| Characteristics   | Symbol                          | Min | Тур. | Max. | Units  | Notes                      |
|---|---------------------------------|-----|------|------|--------|----------------------------|
| Output High Voltage   | V <sub>LVPECL_OH</sub>          | 1.9 | 2.08 | 2.5  | V      | DC Measurement             |
| Output Low Voltage  | V <sub>LVPECL_OL</sub>          | 1.2 | 1.36 | 1.7  | V      | DC Measurement             |
| Output Differential Swing (Note 2)                                  | V <sub>LVPECL_SW</sub>          | 0.6 | 0.72 | 0.9  | V      | DC Measurement             |
| Variation of V <sub>LVPECL_SW</sub> for Complementary Output States | ΔV <sub>LVPECL_SW</sub>         | 0   | 0.02 | 0.07 | V      | _                          |
| Common Mode Output  | V <sub>CM</sub>                 | 1.6 | 1.72 | 2.1  | V      | _                          |
| Output Frequency when V <sub>LVPECL SW</sub> ≥ 0.6V                 | f <sub>MAX_0.6</sub> VSW        | _   | _    | 800  | MHz    | _                          |
| Output Frequency when V <sub>LVPECL</sub> SW ≥ 0.4V                 | f <sub>MAX_0.4</sub> VSW        | _   | _    | 1500 | MHz    | _                          |
| Rise or Fall Time (20% to 80%)                                      | t <sub>r</sub> , t <sub>f</sub> | _   | 110  | 170  | ps     | _                          |
| Output Frequency  | f <sub>O</sub>                  | 0   | _    | 1500 | MHz    | _                          |
| Output-to-Output Skew   | toosk                           | _   | _    | 40   | ps     | _                          |
| Device-to-Device Output Skew  | t <sub>DOOSK</sub>              | _   | _    | 120  | ps     | _                          |
| Input-to-Output Delay   | t <sub>IOD</sub>                | 0.8 | 1    | 1.2  | ns     | _                          |
| Output Enable Time  | t <sub>EN</sub>                 | _   | _    | 5    | cycles | _                          |
| Output Disable Time   | t <sub>DIS</sub>                | _   | _    | 5    | cycles | _                          |
|   |                                 | _   | 63   | 81   |        | Input clock:<br>100 MHz    |
| Additive RMS Jitter in 1 MHz to 20 MHz band                         | t <sub>j_1M_20M</sub>           | _   | 41   | 56   | fs     | Input clock:<br>156.25 MHz |
|   |                                 | _   | 21   | 32   |        | Input clock:<br>625 MHz    |
| Additive RMS Jitter in 12 kHz to<br>20 MHz band                     |                                 | _   | 67   | 89   |        | Input clock:<br>100 MHz    |
|   | t <sub>j_12k_20M</sub>          | _   | 46   | 67   | fs     | Input clock:<br>156.25 MHz |
|   |                                 | _   | 27   | 46   |        | Input clock:<br>625 MHz    |

TABLE 4-8: LVPECL OUTPUT CHARACTERISTICS FOR  $V_{DDO} = 3.3V$  (CONTINUED)

Note 1

| Characteristics | Symbol         | Min | Тур.               | Max.   | Units                      | Notes                   |
|-----------------|----------------|-----|--------------------|--------|----------------------------|-------------------------|
| Noise Floor     |                | _   | -163               | -161   |                            | Input clock:<br>100 MHz |
|                 | N <sub>F</sub> | _   | — –163 –161 dBc/Hz | dBc/Hz | Input clock:<br>156.25 MHz |                         |
|                 |                | _   | -158               | -156   |                            | Input clock:<br>625 MHz |

Note 1: Values are over Recommended Operating Conditions.

2: Output differential swing is calculated as  $V_{SW} = V_{OH} - V_{OL}$ . It should not be confused with  $V_{SW} = 2 * (V_{OH} - V_{OL})$  sometimes used in some data sheets.

TABLE 4-9: LVPECL OUTPUT CHARACTERISTICS FOR  $V_{DDO} = 2.5V$ 

| Characteristics   | Symbol                          | Min. | Тур. | Max. | Units  | Notes                      |
|---|---------------------------------|------|------|------|--------|----------------------------|
| Output High Voltage   | V <sub>LVPECL_OH</sub>          | 1.1  | 1.28 | 1.7  | V      | DC Measurement             |
| Output Low Voltage  | V <sub>LVPECL_OL</sub>          | 0.4  | 0.57 | 0.9  | V      | DC Measurement             |
| Output Differential Swing (Note 2)                                  | V <sub>LVPECL_SW</sub>          | 0.6  | 0.71 | 1    | V      | DC Measurement             |
| Variation of V <sub>LVPECL_SW</sub> for Complementary Output States | ΔV <sub>LVPECL_SW</sub>         | 0    | 0.02 | 0.05 | V      | _                          |
| Common Mode Output  | V <sub>CM</sub>                 | 0.8  | 0.92 | 1.2  | V      | _                          |
| Output Frequency when V <sub>LVPECL_SW</sub> ≥ 0.6V                 | f <sub>MAX_0.6VSW</sub>         | _    | _    | 800  | MHz    | _                          |
| Output Frequency when V <sub>LVPECL_SW</sub> ≥ 0.4V                 | f <sub>MAX_0.4VSW</sub>         | _    | _    | 1500 | MHz    | _                          |
| Rise or Fall Time (20% to 80%)                                      | t <sub>r</sub> , t <sub>f</sub> | _    | 120  | 170  | ps     | _                          |
| Output Frequency  | f <sub>O</sub>                  | 0    | _    | 1500 | MHz    | _                          |
| Output-to-Output Skew   | toosk                           | _    | _    | 40   | ps     | _                          |
| Device-to-Device Output Skew  | t <sub>DOOSK</sub>              | _    | _    | 120  | ps     | _                          |
| Input-to-Output Delay   | t <sub>IOD</sub>                | 0.8  | 1    | 1.2  | ns     | _                          |
| Output Enable Time  | t <sub>EN</sub>                 | _    | _    | 5    | cycles | _                          |
| Output Disable Time   | t <sub>DIS</sub>                | _    | _    | 5    | cycles | _                          |
|   |                                 | _    | 60   | 77   |        | Input clock:<br>100 MHz    |
| Additive RMS Jitter in 1 MHz to 20 MHz band                         | t <sub>j_1M_20M</sub>           | _    | 40   | 55   | fs     | Input clock:<br>156.25 MHz |
|   |                                 | _    | 21   | 33   |        | Input clock:<br>625 MHz    |
| Additive RMS Jitter in 12 kHz to 20 MHz band                        |                                 | _    | 64   | 86   |        | Input clock:<br>100 MHz    |
|   | t <sub>j_12k_20M</sub>          |      | 45   | 89   | fs     | Input clock:<br>156.25 MHz |
|   |                                 | _    | 27   | 47   | -      | Input clock:<br>625 MHz    |

TABLE 4-9: LVPECL OUTPUT CHARACTERISTICS FOR  $V_{DDO} = 2.5V$  (CONTINUED)

Note 1

| Characteristics | Symbol         | Min. | Тур. | Max. | Units  | Notes                      |
|-----------------|----------------|------|------|------|--------|----------------------------|
| Noise Floor     | N <sub>F</sub> | _    | -164 | -162 | dBc/Hz | Input clock:<br>100 MHz    |
|                 |                | _    | -164 | -161 |        | Input clock:<br>156.25 MHz |
|                 |                | _    | -158 | -156 |        | Input clock:<br>625 MHz    |

Note 1: Values are over Recommended Operating Conditions.

2: Output differential swing is calculated as  $V_{SW} = V_{OH} - V_{OL}$ . It should not be confused with  $V_{SW} = 2 * (V_{OH} - V_{OL})$  sometimes used in some data sheets.

TABLE 4-10: LVDS OUTPUTS FOR  $V_{DDO} = 3.3V$ 

| Characteristics   | Symbol                          | Min. | Тур.  | Max. | Units  | Notes                                       |
|---|---------------------------------|------|-------|------|--------|---|
| Output High Voltage   | V <sub>LVDS_OH</sub>            | 1.3  | 1.39  | 1.48 | V      | DC Measurement                              |
| Output Low Voltage  | V <sub>LVDS_OL</sub>            | 1.0  | 1.07  | 1.15 | V      | DC Measurement                              |
| Output Differential Swing (Note 2)                                | V <sub>LVDS_SW</sub>            | 0.25 | 0.32  | 0.39 | V      | DC Measurement                              |
| Variation of V <sub>LVDS_SW</sub> for Complementary Output States | $\Delta V_{LVDS\_SW}$           | 0    | 0.002 | 0.01 | V      | _   |
| Common Mode Output  | V <sub>CM</sub>                 | 1.15 | 1.23  | 1.3  | V      | _   |
| Variation of VCM for Complementary Output States                  | ΔV <sub>CM</sub>                | 0    | 0.001 | 0.01 | V      | _   |
| Output Frequency when V <sub>LVDS_SW</sub> ≥ 0.6V                 | f <sub>MAX_0.6VSW</sub>         | 1    | _     | 800  | MHz    | _   |
| Output Frequency when V <sub>LVDS_SW</sub> ≥ 0.4V                 | f <sub>MAX_0.4VSW</sub>         | 1    | _     | 1500 | MHz    | _   |
| Rise or Fall Time (20% to 80%)                                    | t <sub>r</sub> , t <sub>f</sub> |      | 110   | 170  | ps     | _   |
| Output Frequency  | f <sub>O</sub>                  | 0    | _     | 1500 | MHz    | _   |
| Output-to-Output Skew   | t <sub>oosk</sub>               | _    | _     | 20   | ps     | _   |
| Device-to-Device Output Skew                                      | t <sub>DOOSK</sub>              |      | _     | 130  | ps     | _   |
| Input-to-Output Delay   | t <sub>IOD</sub>                | 0.8  | 1     | 1.2  | ns     | _   |
| Output Short Circuit Current Single-<br>Ended                     | I <sub>S</sub>                  | -24  | _     | 24   | mA     | Single-ended out-<br>puts shorted to<br>GND |
| Output Short Circuit Current Differential                         | I <sub>SD</sub>                 | -24  | _     | 24   | mA     | Complementary outputs shorted               |
| Output Enable Time  | $t_{EN}$                        |      | _     | 5    | cycles | _   |
| Output Disable Time   | t <sub>DIS</sub>                | _    | _     | 5    | cycles | _   |
|   |                                 | _    | 87    | 102  |        | Input clock:<br>100 MHz                     |
| Additive RMS Jitter in 1 MHz to 20 MHz band                       | t <sub>j_1M_20M</sub>           | _    | 46    | 58   | fs     | Input clock:<br>156.25 MHz                  |
|   |                                 | _    | 21    | 32   |        | Input clock:<br>625 MHz                     |

TABLE 4-10: LVDS OUTPUTS FOR  $V_{DDO} = 3.3V$  (CONTINUED)

Note 1

| Characteristics                              | Symbol                 | Min. | Тур. | Max. | Units  | Notes                      |
|--|------------------------|------|------|------|--------|----------------------------|
| Additive RMS Jitter in 12 kHz to 20 MHz band |                        | _    | 91   | 108  |        | Input clock:<br>100 MHz    |
|  | t <sub>j_12k_20M</sub> |      | 51   | 69   | fs     | Input clock:<br>156.25 MHz |
|  |                        | _    | 27   | 48   |        | Input clock:<br>625 MHz    |
| Noise Floor                                  | N <sub>F</sub>         | _    | -161 | -159 | dBc/Hz | Input clock:<br>100 MHz    |
|  |                        | _    | -162 | -161 |        | Input clock:<br>156.25 MHz |
|  |                        | _    | -158 | -156 |        | Input clock:<br>625 MHz    |

**Note 1:** Values are over Recommended Operating Conditions.

TABLE 4-11: LVDS OUTPUTS FOR  $V_{DDO} = 2.5V$ 

Note 1

| Characteristics   | Symbol                          | Min. | Тур.  | Max. | Units  | Notes                                       |
|---|---------------------------------|------|-------|------|--------|---|
| Output High Voltage   | V <sub>LVDS_OH</sub>            | 1.3  | 1.4   | 1.5  | V      | DC Measurement                              |
| Output Low Voltage  | V <sub>LVDS_OL</sub>            | 0.97 | 1.05  | 1.13 | V      | DC Measurement                              |
| Output Differential Swing (Note 2)                                | V <sub>LVDS_SW</sub>            | 0.25 | 0.35  | 0.44 | V      | DC Measurement                              |
| Variation of V <sub>LVDS_SW</sub> for Complementary Output States | $\Delta V_{LVDS\_SW}$           | 0    | 0.001 | 0.01 | V      | _   |
| Common Mode Output  | V <sub>CM</sub>                 | 1.15 | 1.23  | 1.3  | V      | _   |
| Variation of VCM for Complementary Output States                  | $\Delta V_{CM}$                 | 0    | 0.001 | 0.01 | V      | _   |
| Output Frequency when V <sub>LVDS SW</sub> ≥ 0.6V                 | f <sub>MAX_0.6VSW</sub>         | _    | _     | 800  | MHz    | _   |
| Output Frequency when V <sub>LVDS_SW</sub> ≥ 0.4V                 | f <sub>MAX_0.4VSW</sub>         | _    | _     | 1500 | MHz    | _   |
| Rise or Fall Time (20% to 80%)                                    | t <sub>r</sub> , t <sub>f</sub> |      | 110   | 170  | ps     | _   |
| Output Frequency  | f <sub>O</sub>                  | 0    | _     | 1500 | MHz    | _   |
| Output-to-Output Skew   | t <sub>oosk</sub>               | _    | _     | 20   | ps     | _   |
| Device-to-Device Output Skew                                      | t <sub>DOOSK</sub>              |      | _     | 130  | ps     | _   |
| Input-to-Output Delay   | t <sub>IOD</sub>                | 0.8  | 1     | 1.2  | ns     | _   |
| Output Short Circuit Current Single-<br>Ended                     | I <sub>S</sub>                  | -24  | _     | 24   | mA     | Single-ended out-<br>puts shorted to<br>GND |
| Output Short Circuit Current Differential                         | I <sub>SD</sub>                 | -24  | _     | 24   | mA     | Complementary outputs shorted               |
| Output Enable Time  | t <sub>EN</sub>                 |      |       | 3    | cycles | _   |
| Output Disable Time   | t <sub>DIS</sub>                |      | _     | 3    | cycles |   |

<sup>2:</sup> Output differential swing is calculated as  $V_{SW} = V_{OH} - V_{OL}$ . It should not be confused with  $V_{SW} = 2 * (V_{OH} - V_{OL})$  sometimes used in some data sheets.

TABLE 4-11: LVDS OUTPUTS FOR  $V_{DDO} = 2.5V$  (CONTINUED)

Note 1

| Characteristics                              | Symbol                 | Min. | Тур. | Max. | Units  | Notes                      |
|--|------------------------|------|------|------|--------|----------------------------|
|  |                        | _    | 81   | 100  |        | Input clock:<br>100 MHz    |
| Additive RMS Jitter in 1 MHz to 20 MHz band  | <sup>t</sup> j_1M_20M  | _    | 44   | 58   | fs     | Input clock:<br>156.25 MHz |
|  |                        | _    | 21   | 34   |        | Input clock:<br>625 MHz    |
|  | t <sub>j_12k_20M</sub> | _    | 85   | 107  | fs     | Input clock:<br>100 MHz    |
| Additive RMS Jitter in 12 kHz to 20 MHz band |                        | _    | 48   | 70   |        | Input clock:<br>156.25 MHz |
|  |                        | _    | 27   | 50   |        | Input clock:<br>625 MHz    |
| Noise Floor                                  | N <sub>F</sub>         | _    | -161 | -159 | dBc/Hz | Input clock:<br>100 MHz    |
|  |                        | _    | -163 | -161 |        | Input clock:<br>156.25 MHz |
|  |                        | _    | -158 | -156 |        | Input clock:<br>625 MHz    |

Note 1: Values are over Recommended Operating Conditions.

TABLE 4-12: HCSL OUTPUTS (PCIe ELECTRICAL CHARACTERISTICS) FOR  $V_{DDO} = 3.3V$ 

| Characteristics   | Symbol               | Min.  | Тур. | Max.  | Units            | Notes                      |
|---|----------------------|-------|------|-------|------------------|----------------------------|
| Rising Edge Rate  | Rise_Rate            | 1.4   | 1.75 | 4     | V/ns             | Note 3, Note 4             |
| Falling Edge Rate   | Fall_Rate            | 1.4   | 1.75 | 4     | V/ns             | Note 3, Note 4             |
| Differential High Voltage                                   | V <sub>IH</sub>      | 0.6   | _    | _     | V                | Note 3                     |
| Differential Low Voltage                                    | V <sub>IL</sub>      | _     | _    | -0.6  | V                | Note 3                     |
| Single-Ended High Voltage                                   | V <sub>SIH</sub>     | 0.65  | 0.75 | 0.85  | V                | DC Measurement             |
| Single-Ended Low Voltage                                    | V <sub>SIL</sub>     | -20   | 0    | 20    | mV               | DC Measurement             |
| Absolute Crossing Voltage                                   | V <sub>CROSS</sub>   | 0.25  | _    | 0.55  | V                | Note 2, Note 5,<br>Note 6  |
| Variation of V <sub>CROSS</sub> over All Rising Clock Edges | ΔV <sub>CROSS</sub>  | _     | _    | 0.140 | V                | Note 2, Note 5,<br>Note 10 |
| Ringback Voltage Margin                                     | $V_{RB}$             | -0.55 | _    | 0.55  | V                | Note 3, Note 12            |
| Time before V <sub>RB</sub> is Allowed                      | t <sub>STABLE</sub>  | 4.6   | _    | _     | ns               | Note 3, Note 12            |
| Cycle-to-Cycle Additive Jitter                              | $t_JCC$              | _     | 4.6  | 5.8   | ps <sub>PP</sub> | Note 3                     |
| Absolute Maximum Voltage                                    | $V_{MAX}$            | _     | _    | 1.15  | V                | Note 2, Note 8             |
| Absolute Minimum Voltage                                    | $V_{MIN}$            | -0.3  | _    | _     | V                | Note 2, Note 9             |
| Output Duty Cycle (When Input has 50% of Duty Cycle)        | ODC                  | 48    | 50   | 52    | %                | Note 3                     |
| Rising to Falling Edge Matching                             | r/f match            | _     | _    | 20    | %                | Note 2, Note 13            |
| Clock Source DC Impedance (CK)                              | Z <sub>C-DC_CK</sub> | _     | 50   | _     | Ω                | DC Measurement,<br>Note 2  |

<sup>2:</sup> Output differential swing is calculated as  $V_{SW} = V_{OH} - V_{OL}$ . It should not be confused with  $V_{SW} = 2 * (V_{OH} - V_{OL})$  used in some data sheets.

TABLE 4-12: HCSL OUTPUTS (PCIe ELECTRICAL CHARACTERISTICS) FOR VDDO = 3.3V

| Characteristics                 | Symbol                | Min. | Тур. | Max. | Units  | Notes                     |
|---------------------------------|-----------------------|------|------|------|--------|---------------------------|
| Clock Source DC Impedance (CK#) | Z <sub>C-DC_CK#</sub> | _    | 50   | _    | Ω      | DC Measurement,<br>Note 2 |
| Output Frequency                | f <sub>OUT</sub>      | 0    | _    | 400  | MHz    | _                         |
| Output-to-Output Skew           | t <sub>oosk</sub>     | _    | _    | 50   | ps     | _                         |
| Device-to-Device Output Skew    | t <sub>DOOSK</sub>    | _    | _    | 129  | ps     | _                         |
| Input-to-Output Delay           | t <sub>IOD</sub>      | 0.8  | 1    | 1.2  | ps     | _                         |
| Output Enable Time              | $t_{\sf EN}$          | _    | _    | 5    | cycles | _                         |
| Output Disable Time             | t <sub>DIS</sub>      | _    | _    | 5    | cycles | _                         |

- Note 1: Values are over Recommended Operating Conditions.
  - 2: Measurement taken from single-ended waveform.
  - 3: Measurement taken from differential waveform.
  - **4:** Measured from –150 mV to +150 mV on the differential waveform (derived from CK minus CK#) The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See Figure 4-4.
  - 5: Measured at crossing point where the instantaneous voltage value of the rising edge of CK equals the falling edge of CK#. See Figure 4-1.
  - **6:** Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 4-1.
  - 7: This requirement, from PCI Express Base Specification, Revision 4.0 is applicable only to clock generators and not to buffers. A clock buffer is a transparent device whose output clock period follows the input clock period.
  - 8: Defined as the maximum instantaneous voltage including overshoot. See Figure 4-1.
  - 9: Defined as the minimum instantaneous voltage including undershoot. See Figure 4-1.
  - 10: Defined as the total variation of all crossing voltages of Rising CK and Falling CK# This is the maximum allowed variance in V<sub>CROSS</sub> for any particular system. See Figure 4-2.
  - 11: The PPM requirement from PCI Express Base Specification, Revision 4.0 is related to clock generation devices. This requirement is not applicable to buffers because the buffer's output frequency accuracy is identical to the frequency accuracy of the source driving the buffer.
  - 12: t<sub>STABLE</sub> is the time the differential clock must maintain a minimum ±150 mV differential voltage after 20 rising/falling edges before it is allowed to droop back into the V<sub>RB</sub> ±100 mV differential range. See Figure 4-5.
  - 13: Matching applies to rising edge rate for CKx and falling edge rate for CK#x. It is measured using a ±75 mV window centered on the median cross point where CKx rising meets CK#x falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of CKx should be compared to the Fall Edge Rate of CK#x the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 4-3.

TABLE 4-13: HCSL (PCIe) JITTER PERFORMANCE FOR  $V_{DDO} = 3.3V$ 

| Characteristics   | Symbol                      | Min. | Тур. | Max. | Units             | Notes                   |
|---|-----------------------------|------|------|------|-------------------|-------------------------|
| Additive Jitter as per PCIe 1.0 (1.5 MHz to 22 MHz)           | t <sub>jPCle_1.0</sub>      |      | 99   | 122  | fs <sub>RMS</sub> | Input clock:<br>100 MHz |
| Additive Jitter as per PCIe 2.0 High Band (1.5 MHz to 50 MHz) | t <sub>jPCle_2.0_high</sub> | _    | 98   | 120  | fs <sub>RMS</sub> | Input clock:<br>100 MHz |
| Additive Jitter as per PCle 2.0 Low Band (10 kHz to 1.5 MHz)  | t <sub>jPCle_2.0_low</sub>  | _    | 26   | 36   | fs <sub>RMS</sub> | Input clock:<br>100 MHz |
| Additive Jitter as per PCIe 2.0 Mid Band (5 MHz to 16 MHz)    | t <sub>j</sub> PCle_2.0_mid |      | 77   | 94   | fs <sub>RMS</sub> | Input clock:<br>100 MHz |

TABLE 4-13: HCSL (PCIe) JITTER PERFORMANCE FOR  $V_{DDO} = 3.3V$ 

| Characteristics   | Symbol                  | Min. | Тур. | Max. | Units               | Notes                      |
|---|-------------------------|------|------|------|---------------------|----------------------------|
| Additive Jitter as per PCIe 3.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)             | t <sub>j</sub> PCle_3.0 | _    | 24   | 30   | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCIe 4.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)             | t <sub>jPCle_4.0</sub>  | _    | 24   | 30   | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCle 5.0 (PLL_BW = 0.5 MHz to 1.8 MHz, CDR for 32 GT/s CC)   | t <sub>jPCle_5.0</sub>  | _    | 10   | 12   | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCIe 6.0 (PLL_BW = 0.5 MHz to 1.0 MHz, CDR for 64 GT/s CC)   | t <sub>jPCIe_6.0</sub>  | _    | 8    | 10   | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCle 7.0 (PLL_BW = 0.35 MHz to 0.7 MHz, CDR for 128 GT/s CC) | t <sub>jPCle_7.0</sub>  | _    | 5.2  | 6.6  | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per Intel QPI 9.6 Gbps   | t <sub>jQPI</sub>       | _    | 45   | 55   | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
|   | <sup>t</sup> j_1M_20M   | _    | 64   | 75   | - fs <sub>RMS</sub> | Input clock:<br>100 MHz    |
| Additive RMS Jitter in 1 MHz to   |                         | _    | 48   | 60   |                     | Input clock:<br>133 MHz    |
| 20 MHz Band   |                         | _    | 26   | 33   |                     | Input clock:<br>400 MHz    |
|   |                         | _    | 25   | 32   |                     | Input clock:<br>491.52 MHz |
|   |                         | _    | 68   | 83   |                     | Input clock:<br>100 MHz    |
| Additive RMS Jitter in 12 kHz to  |                         | _    | 52   | 66   |                     | Input clock:<br>133 MHz    |
| 20 MHz Band   | <sup>t</sup> j_12k_20M  | _    | 31   | 43   | fs <sub>RMS</sub>   | Input clock:<br>400 MHz    |
|   |                         | _    | 30   | 43   |                     | Input clock:<br>491.52 MHz |
|   |                         | _    | -163 | -161 |                     | Input clock:<br>100 MHz    |
| Noise Floor   | NIT.                    | _    | -164 | -162 | - dBc/Hz            | Input clock:<br>133 MHz    |
| Noise Floor   | NF                      | _    | -160 | -158 |                     | Input clock:<br>400 MHz    |
|   |                         | _    | -158 | -155 |                     | Input clock:<br>491.52 MHz |

Note 1: Values are over Recommended Operating Conditions.

TABLE 4-14: HCSL OUTPUTS (PCIe ELECTRICAL CHARACTERISTICS) FOR  $V_{\rm DDO}$  = 2.5V

| Characteristics   | Symbol                   | Min.  | Тур. | Max.  | Units            | Notes                      |
|---|--------------------------|-------|------|-------|------------------|----------------------------|
| Rising Edge Rate  | Rise_Rate                | 1.4   | 1.75 | 4     | V/ns             | Note 3, Note 4             |
| Falling Edge Rate   | Fall_Rate                | 1.4   | 1.75 | 4     | V/ns             | Note 3, Note 4             |
| Differential High Voltage                                   | V <sub>IH</sub>          | 0.6   | _    | _     | V                | Note 3                     |
| Differential Low Voltage                                    | V <sub>IL</sub>          | _     | _    | -0.6  | V                | Note 3                     |
| Single-Ended High Voltage                                   | V <sub>SIH</sub>         | 0.65  | 0.75 | 0.85  | V                | DC Measurement             |
| Single-Ended Low Voltage                                    | V <sub>SIL</sub>         | -20   | 0    | 20    | mV               | DC Measurement             |
| Absolute Crossing Voltage                                   | V <sub>CROSS</sub>       | 0.25  | _    | 0.55  | V                | Note 2, Note 5,<br>Note 6  |
| Variation of V <sub>CROSS</sub> over All Rising Clock Edges | $\Delta V_{	ext{CROSS}}$ | _     | _    | 0.140 | V                | Note 2, Note 5,<br>Note 10 |
| Ringback Voltage Margin                                     | V <sub>RB</sub>          | -0.55 | _    | 0.55  | V                | Note 3, Note 12            |
| Time before V <sub>RB</sub> is Allowed                      | t <sub>STABLE</sub>      | 4.6   | _    | _     | ns               | Note 3, Note 12            |
| Cycle-to-Cycle Additive Jitter                              | t <sub>JCC</sub>         | _     | 4.6  | 5.8   | ps <sub>PP</sub> | Note 3                     |
| Absolute Maximum Voltage                                    | $V_{MAX}$                | _     |      | 1.15  | V                | Note 2, Note 8             |
| Absolute Minimum Voltage                                    | $V_{MIN}$                | -0.3  |      |       | V                | Note 2, Note 9             |
| Output Duty Cycle (When Input has 50% of Duty Cycle)        | ODC                      | 48    | 50   | 52    | %                | Note 3                     |
| Rising to Falling Edge Matching                             | r/f match                | _     | _    | 20    | %                | Note 2, Note 13            |
| Clock Source DC Impedance (CK)                              | Z <sub>C-DC_CK</sub>     | _     | 50   | _     | Ω                | DC Measurement,<br>Note 2  |
| Clock Source DC Impedance (CK#)                             | Z <sub>C-DC_CK#</sub>    | _     | 50   | _     | Ω                | DC Measurement,<br>Note 2  |
| Output Frequency  | f <sub>OUT</sub>         | 0     | _    | 400   | MHz              | _                          |
| Output-to-Output Skew                                       | t <sub>oosk</sub>        |       |      | 50    | ps               | _                          |
| Device-to-Device Output Skew                                | t <sub>DOOSK</sub>       | _     | _    | 129   | ps               | _                          |

### TABLE 4-14: HCSL OUTPUTS (PCIe ELECTRICAL CHARACTERISTICS) FOR VDDO = 2.5V

| Characteristics       | Symbol           | Min. | Тур. | Max. | Units  | Notes |
|-----------------------|------------------|------|------|------|--------|-------|
| Input-to-Output Delay | t <sub>IOD</sub> | 0.8  | 1    | 1.2  | ps     | _     |
| Output Enable Time    | t <sub>EN</sub>  | _    | _    | 5    | cycles | _     |
| Output Disable Time   | t <sub>DIS</sub> | _    | _    | 5    | cycles | _     |

- Note 1: Values are over Recommended Operating Conditions.
  - 2: Measurement taken from single-ended waveform.
  - 3: Measurement taken from differential waveform.
  - **4:** Measured from –150 mV to +150 mV on the differential waveform (derived from CK minus CK#) The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See Figure 4-4.
  - 5: Measured at crossing point where the instantaneous voltage value of the rising edge of CK equals the falling edge of CK#. See Figure 4-1.
  - **6:** Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 4-1.
  - 7: This requirement, from PCI Express Base Specification, Revision 4.0 is applicable only to clock generators and not to buffers. A clock buffer is a transparent device whose output clock period follows the input clock period.
  - 8: Defined as the maximum instantaneous voltage including overshoot. See Figure 4-1.
  - 9: Defined as the minimum instantaneous voltage including undershoot. See Figure 4-1.
  - **10:** Defined as the total variation of all crossing voltages of Rising CK and Falling CK# This is the maximum allowed variance in V<sub>CROSS</sub> for any particular system. See Figure 4-2.
  - 11: The PPM requirement from PCI Express Base Specification, Revision 4.0 is related to clock generation devices. This requirement is not applicable to buffers because the buffer's output frequency accuracy is identical to the frequency accuracy of the source driving the buffer.
  - 12: t<sub>STABLE</sub> is the time the differential clock must maintain a minimum ±150 mV differential voltage after 20 rising/falling edges before it is allowed to droop back into the V<sub>RB</sub> ±100 mV differential range. See Figure 4-5.
  - 13: Matching applies to rising edge rate for CKx and falling edge rate for CK#x. It is measured using a ±75 mV window centered on the median cross point where CKx rising meets CK#x falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of CKx should be compared to the Fall Edge Rate of CK#x the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 4-3.

TABLE 4-15: HCSL (PCIe) JITTER PERFORMANCE FOR  $V_{DDO} = 2.5V$ 

| Characteristics   | Symbol                      | Min. | Тур. | Max. | Units               | Notes                      |
|---|-----------------------------|------|------|------|---------------------|----------------------------|
| Additive Jitter as per PCIe 1.0 (1.5 MHz to 22 MHz)                                 | <sup>t</sup> jPCle_1.0      | _    | 86   | 110  | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCle 2.0 High Band (1.5 MHz to 50 MHz)                       | t <sub>jPCle_2.0_high</sub> | _    | 85   | 108  | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCle 2.0 Low Band (10 kHz to 1.5 MHz)                        | t <sub>jPCle_2.0_low</sub>  | _    | 23   | 38   | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCle 2.0 Mid Band (5 MHz to 16 MHz)                          | t <sub>jPCle_2.0_mid</sub>  | _    | 67   | 85   | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCle 3.0<br>(PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)          | t <sub>jPCle_3.0</sub>      | _    | 21   | 27   | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCle 4.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)             | <sup>t</sup> jPCle_4.0      | _    | 21   | 27   | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCle 5.0 (PLL_BW = 0.5 MHz to 1.8 MHz, CDR for 32 GT/s CC)   | <sup>t</sup> jPCle_5.0      | _    | 8    | 11   | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCle 6.0 (PLL_BW = 0.5 MHz to 1.0 MHz, CDR for 64 GT/s CC)   | <sup>t</sup> jPCle_6.0      | _    | 7    | 9    | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per PCle 7.0 (PLL_BW = 0.35 MHz to 0.7 MHz, CDR for 128 GT/s CC) | <sup>t</sup> jPCle_7.0      | _    | 4.5  | 6.7  | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
| Additive Jitter as per Intel QPI 9.6 Gbps   | t <sub>jQPI</sub>           | _    | 40   | 50   | fs <sub>RMS</sub>   | Input clock:<br>100 MHz    |
|   |                             | _    | 56   | 70   | - fs <sub>RMS</sub> | Input clock:<br>100 MHz    |
| Additive RMS Jitter in 1 MHz to   | t                           | _    | 45   | 58   |                     | Input clock:<br>133 MHz    |
| 20 MHz Band   | <sup>t</sup> j_1M_20M       | _    | 25   | 34   |                     | Input clock:<br>400 MHz    |
|   |                             | _    | 25   | 32   |                     | Input clock:<br>491.52 MHz |
|   |                             | _    | 60   | 77   |                     | Input clock:<br>100 MHz    |
| Additive RMS Jitter in 12 kHz to  | t                           | _    | 49   | 65   | - fe                | Input clock:<br>133 MHz    |
| 20 MHz Band   | <sup>t</sup> j_12k_20M      | _    | 30   | 45   | fs <sub>RMS</sub>   | Input clock:<br>400 MHz    |
|   |                             | _    | 30   | 43   |                     | Input clock:<br>491.52 MHz |
|   |                             | _    | -164 | -161 |                     | Input clock:<br>100 MHz    |
| Noise Floor   | NF                          | _    | -164 | -162 | dBc/Hz              | Input clock:<br>133 MHz    |
| 11000   | 141                         | _    | -160 | -158 | 450/112             | Input clock:<br>400 MHz    |
|   |                             | _    | -158 | -155 | 1                   | Input clock:<br>491.52 MHz |

Note 1: Values are over Recommended Operating Conditions.




FIGURE 4-1: Single-Ended Measurement Points for Absolute Cross Point and Swing.




FIGURE 4-2: Single-Ended Measurement Points for Delta Cross Point.




FIGURE 4-3: Single-Ended Measurement Points for Rise and Fall Time Matching.




FIGURE 4-4: Differential Measurement Points for Rise and Fall Time.




FIGURE 4-5: Differential Measurement Points for Ringback.




FIGURE 4-6: PCIe Test Circuit.

TABLE 4-16: LVPECL OUTPUT PHASE NOISE WITH 25 MHZ XTAL

Note 1

| Characteristics               | Min. | Тур. | Max. | Units  | Notes   |
|-------------------------------|------|------|------|--------|---|
| Jitter RMS in 12 kHz to 5 MHz | _    | 265  | _    | fs     | V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V           |
| Band                          | _    | 213  | _    | fs     | V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V           |
|                               | _    | -102 | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -127 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -153 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -158 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V |
|                               | _    | -158 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
| Noise Floor                   | _    | -158 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
| Noise Floor                   | _    | -96  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -122 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -151 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -160 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V |
|                               | _    | -160 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               |      | -160 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |

Note 1: Values are over Recommended Operating Conditions.

TABLE 4-17: LVDS OUTPUT PHASE NOISE WITH 25 MHZ XTAL

| Characteristics               | Min. | Тур. | Max.     | Units  | Notes   |
|-------------------------------|------|------|----------|--------|---|
| Jitter RMS in 12 kHz to 5 MHz | _    | 172  | _        | fs     | V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V           |
| Band                          |      | 177  | 1        | fs     | V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V           |
|                               | _    | -102 | _        | dBc/Hz | @100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -126 | _        | dBc/Hz | @1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               |      | -153 | 1        | dBc/Hz | @10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -160 | _        | dBc/Hz | @100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V |
|                               | _    | -161 | _        | dBc/Hz | @1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
| Noise Floor                   | _    | -160 | _        | dBc/Hz | @5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
| Noise Floor                   |      | -96  | _        | dBc/Hz | @100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -123 | _        | dBc/Hz | @1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -152 | _        | dBc/Hz | @10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -161 | <u> </u> | dBc/Hz | @100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V |
|                               | _    | -161 | _        | dBc/Hz | @1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               |      | -160 |          | dBc/Hz | @5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |

Note 1: Values are over Recommended Operating Conditions.

### TABLE 4-18: HCSL OUTPUT PHASE NOISE WITH 25 MHZ XTAL

| Characteristics               | Min. | Тур. | Max. | Units  | Notes   |
|-------------------------------|------|------|------|--------|---|
| Jitter RMS in 12 kHz to 5 MHz | _    | 235  | _    | fs     | V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V           |
| Band                          | _    | 143  | _    | fs     | V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V           |
|                               | _    | -102 | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -126 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -153 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -158 | _    | dBc/Hz | @100 kHz, $V_{DD}$ = 3.3V, $V_{DDO}$ = 3.3V               |
|                               | _    | -159 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
| Noise Floor                   | _    | -158 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
| Noise Floor                   | _    | -97  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -123 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -153 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -162 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V |
|                               | _    | -162 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -163 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |

Note 1: Values are over Recommended Operating Conditions.

TABLE 4-19: LVPECL OUTPUT PHASE NOISE WITH 125 MHZ XTAL

| Characteristics               | Min. | Тур. | Max. | Units  | Notes   |
|-------------------------------|------|------|------|--------|---|
| Jitter RMS in 12 kHz to 5 MHz | _    | 62   | _    | fs     | V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V           |
| Band                          | _    | 67   | _    | fs     | V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V           |
|                               |      | -95  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -124 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -144 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               |      | -155 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V |
|                               | _    | -161 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -161 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               |      | -163 | _    | dBc/Hz | @10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Noise Floor                   | _    | -164 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Noise Floor                   | _    | -95  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               |      | -125 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -143 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -154 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V |
|                               |      | -160 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -160 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -162 | _    | dBc/Hz | @10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -163 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |

**Note 1:** Values are over Recommended Operating Conditions.

#### TABLE 4-20: LVDS OUTPUT PHASE NOISE WITH 125 MHZ XTAL

| Characteristics               | Min. | Тур. | Max. | Units  | Notes   |
|-------------------------------|------|------|------|--------|---|
| Jitter RMS in 12 kHz to 5 MHz | _    | 74   | _    | fs     | V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V           |
| Band                          | _    | 75   | _    | fs     | V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V           |
|                               | _    | -93  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -124 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -145 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -155 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V |
|                               | _    | -159 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -159 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -161 | _    | dBc/Hz | @10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Naise Floor                   | _    | -162 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Noise Floor                   | _    | -95  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -124 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -144 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -155 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V |
|                               | _    | -159 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -159 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -161 | _    | dBc/Hz | @10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -161 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |

Note 1: Values are over Recommended Operating Conditions.

TABLE 4-21: HCSL OUTPUT PHASE NOISE WITH 125 MHZ XTAL

| Characteristics               | Min. | Тур. | Max. | Units  | Notes   |
|-------------------------------|------|------|------|--------|---|
| Jitter RMS in 12 kHz to 5 MHz | _    | 60   | _    | fs     | V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V           |
| Band                          | _    | 63   | _    | fs     | V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V           |
|                               | _    | -93  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -125 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -145 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -156 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V |
|                               | _    | -161 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -160 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -163 | _    | dBc/Hz | @10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Noise Floor                   | _    | -163 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Noise Floor                   | _    | -94  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -124 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -144 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -156 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V |
|                               | _    | -161 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -160 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -163 | _    | dBc/Hz | @10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -163 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |

**Note 1:** Values are over Recommended Operating Conditions.

#### TABLE 4-22: LVPECL OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

| Characteristics               | Min. | Тур. | Max. | Units  | Notes   |
|-------------------------------|------|------|------|--------|---|
| Jitter RMS in 12 kHz to 5 MHz | _    | 49   | _    | fs     | V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V           |
| Band                          | _    | 53   | _    | fs     | V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V           |
|                               | _    | -86  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -117 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -141 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -153 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V |
|                               | _    | -160 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -163 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -163 | _    | dBc/Hz | @10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Noise Floor                   | _    | -164 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Noise Floor                   | _    | -85  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -119 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -142 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -154 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V |
|                               | _    | -160 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -162 |      | dBc/Hz | @5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               |      | -163 |      | dBc/Hz | @10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -163 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |

Note 1: Values are over Recommended Operating Conditions.

TABLE 4-23: LVDS OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

Note 1

| Characteristics               | Min. | Тур. | Max. | Units  | Notes   |
|-------------------------------|------|------|------|--------|---|
| Jitter RMS in 12 kHz to 5 MHz |      | 53   | _    | fs     | V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V           |
| Band                          | _    | 55   | _    | fs     | V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V           |
|                               |      | -85  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -118 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -143 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               |      | -154 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V |
|                               | _    | -160 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -162 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -163 | _    | dBc/Hz | @10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Noise Floor                   | _    | -163 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Noise Floor                   | _    | -87  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -119 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -142 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -154 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V |
|                               | _    | -159 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -162 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -162 | _    | dBc/Hz | @10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -162 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |

**Note 1:** Values are over Recommended Operating Conditions.

#### TABLE 4-24: HCSL OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

Note 1

| Characteristics               | Min. | Тур. | Max. | Units  | Notes   |
|-------------------------------|------|------|------|--------|---|
| Jitter RMS in 12 kHz to 5 MHz | _    | 48   | _    | fs     | V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V           |
| Band                          | _    | 50   | _    | fs     | V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V           |
|                               | _    | -85  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -117 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -143 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
|                               | _    | -155 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V |
|                               | _    | -161 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -163 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V   |
|                               | _    | -164 | _    | dBc/Hz | @10 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Noise Floor                   | _    | -164 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 3.3V, V <sub>DDO</sub> = 3.3V  |
| Noise Floor                   | _    | -86  | _    | dBc/Hz | @100 Hz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -119 | _    | dBc/Hz | @1 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -142 | _    | dBc/Hz | @10 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -154 | _    | dBc/Hz | @100 kHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V |
|                               | _    | -160 | _    | dBc/Hz | @1 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               | _    | -163 | _    | dBc/Hz | @5 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V   |
|                               |      | -163 |      | dBc/Hz | @10 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |
|                               | _    | -163 | _    | dBc/Hz | @20 MHz, V <sub>DD</sub> = 2.5V, V <sub>DDO</sub> = 2.5V  |

Note 1: Values are over Recommended Operating Conditions.

TABLE 4-25: I<sup>2</sup>C BUS ELECTRICAL CHARACTERISTICS

| Characteristics                                 | Symbol              | Min.           | Тур. | Max.               | Units           | Notes   |
|---|---------------------|----------------|------|--------------------|-----------------|---|
| Nominal Bus Voltage                             | VDD <sub>I2C</sub>  | 2.375          |      | 5.5                | V               | Note 1  |
| Input Low Voltage                               | V <sub>IL</sub>     | _              | _    | 0.7                | V               | _   |
| Input High Voltage                              | V <sub>IH</sub>     | 1.5            | _    | VDD <sub>I2C</sub> | V               | _   |
| Output Low Voltage                              | V <sub>OL</sub>     | _              | _    | 0.4                | V               | At I <sub>PULLUP(MAX)</sub>                           |
| Input Leakage Current                           | I <sub>LEAK</sub>   | _              | _    | ±10                | μA              | _   |
| Current Sinking at V <sub>OL(MAX)</sub>         | I <sub>PULLUP</sub> | 4              | _    | _                  | mA              | _   |
| Pin Capacitive Load                             | C <sub>L</sub>      | _              | _    | 1                  | рF              | _   |
| Signal Noise Immunity from 10 MHz to 100 MHz    | V <sub>NOISE</sub>  | 300            |      | _                  | ${\sf mV_{PP}}$ | _   |
| Noise Spike Suppression Time                    | t <sub>SPIKE</sub>  | 0              |      | 50                 | ns              | Note 3  |
| I <sup>2</sup> C Bus Operating Frequency        | f <sub>OC</sub>     | 0              |      | 400                | kHz             | _   |
| Bus Free Time between Start and Stop Conditions | t <sub>BUF</sub>    | 1.3            | _    | _                  | μs              | _   |
| Hold Time after (Repeated) Start<br>Condition   | t <sub>HD:STA</sub> | 0.6            | _    | _                  | μs              | After this period,<br>the first clock is<br>generated |
| Repeated Start Condition Setup Time             | t <sub>SU:STA</sub> | 0.6            |      | _                  | μs              | _   |
| Stop Condition Setup Time                       | t <sub>SU:STO</sub> | 0.6            | _    | _                  | μs              | _   |
| Data Hold Time                                  | t <sub>HD:DAT</sub> | 0              | _    | 0.9                | μs              | Note 4  |
| Data Setup Time                                 | t <sub>SU:DAT</sub> | 100            | _    | _                  | ns              | _   |
| Clock Low Period                                | t <sub>LOW</sub>    | 1.3            | _    | _                  | μs              | _   |
| Clock High Period                               | t <sub>HIGH</sub>   | 0.6            |      | _                  | μs              | _   |
| Clock/Data Fall Time                            | t <sub>F</sub>      | 20 +<br>0.1*Cb | _    | 250                | ns              | Note 2  |
| Clock /Data Rise Time                           | t <sub>R</sub>      | 20 +<br>0.1*Cb |      | 250                | ns              | Note 2  |

**Note 1:** 3V to 5V ±10%

- 2: Rise and fall time is defined as follows:  $t_R = (V_{IL(MAX)} 0.15)$  to  $(V_{IH(MIN)} + 0.15)$ ;  $t_F = (V_{IH(MIN)} 0.15)$  to  $(V_{IL(MAX)} + 0.15)$
- 3: Devices must provide a means to reject noise spikes of a duration up to the maximum specified value.
- **4:** The maximum hold time has to be less than the maximum data valid or data valid acknowledge time as per Table 10, note [4] of I<sup>2</sup>C bus Rev. 6 specification.




FIGURE 4-7: I<sup>2</sup>C Bus Timing.

# **TEMPERATURE SPECIFICATIONS**

| Parameters  | Sym.                                     | Min. | Тур. | Max. | Units | Conditions      |  |
|---|--|------|------|------|-------|-----------------|--|
| Temperature Ranges  |  |      |      |      |       |                 |  |
| Maximum Ambient Temperature                               | T <sub>A(MAX)</sub>                      | _    | _    | +85  | °C    | _               |  |
| Maximum Junction Temperature                              | T <sub>J(MAX)</sub>                      | _    | _    | +125 | °C    | _               |  |
| Package Thermal Resistance, 8x8 QF                        | Package Thermal Resistance, 8x8 QFN-56Ld |      |      |      |       |                 |  |
| Junction to Ambient Thermal Resistance (Note 1)           |  | _    | 19.5 | _    | °C/W  | Still-air       |  |
|   | $\theta_{JA}$                            | _    | 15.7 | _    | °C/W  | 1 m/s airflow   |  |
| Tredictarios (rete 1)                                     |  | _    | 13.9 | _    | °C/W  | 2.5 m/s airflow |  |
| Junction to Board Thermal Resistance                      | $\theta_{JB}$                            | _    | 6.3  | _    | °C/W  | _               |  |
| Junction to Case Thermal Resistance                       | $\theta_{JC}$                            | _    | 11   | _    | °C/W  | _               |  |
| Junction to Pad Thermal Resistance (Note 2)               | $\theta_{JP}$                            | _    | 3.6  | _    | °C/W  | Still-air       |  |
| Junction to Top-Center Thermal Characterization Parameter | $\Psi_{JT}$                              | _    | 0.2  | _    | °C/W  | Still-air       |  |


- Note 1: Theta-JA (θ<sub>JA</sub>) is the thermal resistance from junction to ambient when the package is mounted on a 8-layer JEDEC standard test board and dissipating maximum power.
  - 2: Theta-JP  $(\theta_{JP})$  is the thermal resistance from junction to the center exposed pad on the bottom of the package.

| 7 | ΙΔ  | 0 | 2 | 72 | , |
|---|-----|---|---|----|---|
| _ | LT. | v |   | 12 |   |

NOTES:

### 5.0 PACKAGE OUTLINE

## 5.1 Package Marking Information





## Example



**Legend:** XX...X Product code or customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

•, ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle mark).

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.


Underbar ( ) and/or Overbar ( ) symbol may not be to scale.

**Note:** If the full seven-character YYWWNNN code cannot fit on the package, the following truncated codes are used based on the available marking space: 6 Characters = YWWNNN;

5 Characters = WWNNN; 4 Characters = WNNN; 3 Characters = NNN; 2 Characters = NN;

1 Character = N.

## 56-Lead 8 mm x 8 mm QFN Package Outline and Recommended Land Pattern



NOTES:

# APPENDIX A: DATA SHEET REVISION HISTORY

**TABLE A-1: REVISION HISTORY** 

| Revision               | Section/Figure/Entry | Correction   |
|------------------------|----------------------|--|
| DS20006408A (09-09-20) | _                    | Converted Microsemi data sheet ZL40272 to Microchip DS20006408A. Minor text changes throughout.  |
| DS20006408B (12-03-21) | Figure 2-7           | Corrected values in the figure for when vcm_sel = 1.<br>$R_{UP}$ is 3.3 k $\Omega$ and $R_{DOWN}$ is 590 $\Omega$ .  |
| DS20006408C (03-20-23) | Various              | Updated Figures 2-1 and 2-7 and removed the "Detect Clock Low Timeout" row from Table 4-25 as requested by Tyler Bailey. Updated package marking drawing to use MSCC logo instead of MCHP logo as per Dan Holzman. Also changed all instances of master/slave to host/client and corrected TOC page numbers. |
|                        | Applications         | Added information for PCIe Gen 6 and Gen 7 support.  |
|                        | Figure 2-23          | Added this figure.   |
| DS20006408D (09-24-25) | Table 4-13           | Added PCIe Gen 6 & Gen 7 performance values as well as Jitter data for 491.52 MHz clock.   |
|                        | Table 4-15           | Added PCIe Gen 6 & Gen 7 performance values as well as Jitter data for 491.52 MHz clock.   |

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

|                   |                            |                  |  |           | Examples:  |
|-------------------|----------------------------|------------------|--|-----------|--|
| <u>Device</u>     | <u>X</u>                   | <u>X</u>         | <u>X</u>                                       | <u>X</u>  | a) ZL40272LDG1:  |
| Part<br>Number    | Chip Carrier<br>Type       | Package          | Media Type                                     | Finish    | Low-Skew, Low Additive Jitter, 12 Output HCSL/LVDS/LVPECL Fanout Buffer with Per-Output  |
| Device:           | L۱                         |                  | dditive Jitter, 12 Out<br>nout Buffer with Per |           | Enable Control, Leadless Chip<br>Carrier, 56-Lead QFN, 260/Tray,<br>Pb Free with Matte Sn lead finish,<br>RoHS e3 Compliant  |
|                   |                            | 01: 0 :          |  |           | b) ZL40272LDF1:  |
| Chip Carrier Type | e: L = Leadles             | s Chip Carrier   |  |           | Low-Skew, Low Additive Jitter,<br>12 Output HCSL/LVDS/LVPECL   |
| Package:          | D = 56-Lead                | d 8 mm x 8 mm C  | QFN  |           | Fanout Buffer with Per-Output<br>Enable Control, Leadless Chip   |
| Media Type:       | G = 260/Tra<br>F = 2,700/R |                  |  |           | Carrier, 56-Lead QFN, 2,700/Reel, Pb Free with Matte Sn lead finish, RoHS e3 Compliant   |
| Finish:           | 1 = Pb Free                | with Matte Sn le | ad finish, RoHS e3                             | Compliant | Note 1: Tape and Reel identifier only appears in the   |
|                   |                            |                  |  |           | catalog part number description. This identifie is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. |

| 7 | L4 | N | 7 | 72 | ) |
|---|----|---|---|----|---|
|   | ᆫ牛 | U | Z | IZ |   |

NOTES:

## **Microchip Information**

#### **Trademarks**

The "Microchip" name and logo, the "M" logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries ("Microchip Trademarks"). Information regarding Microchip Trademarks can be found at <a href="https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks">https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks</a>.

ISBN: 979-8-3371-2063-8

## **Legal Notice**

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code
  protection features of Microchip product is strictly prohibited and may violate the Digital Millennium
  Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code.
   Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.