



# External Memory Interfaces Intel Agilex<sup>®</sup> 7 M-Series FPGA IP User Guide

Updated for Intel<sup>®</sup> Quartus<sup>®</sup> Prime Design Suite: **23.1**

IP Version: **3.0.0**



**Online Version**



**Send Feedback**

ID: **772538**

Version: **2023.04.03**

## Contents

---

<b>1. About the External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP.....</b>	<b>5</b>
1.1. Release Information.....	5
<b>2. Intel Agilex 7 M-Series FPGA EMIF IP – Introduction.....</b>	<b>6</b>
2.1. Intel Agilex 7 M-Series EMIF IP Protocol and Feature Support.....	6
2.2. Intel Agilex 7 M-Series EMIF IP Design Flow.....	6
2.3. Intel Agilex 7 M-Series EMIF IP Design Checklist.....	7
<b>3. Intel Agilex 7 M-Series FPGA EMIF IP – Product Architecture.....</b>	<b>9</b>
3.1. Intel Agilex 7 M-Series EMIF Architecture: Introduction.....	9
3.1.1. Intel Agilex 7 M-Series EMIF Architecture: I/O Subsystem.....	10
3.1.2. Intel Agilex 7 M-Series EMIF Architecture: I/O SSM.....	10
3.1.3. Intel Agilex 7 M-Series EMIF Architecture: I/O Bank.....	11
3.1.4. Intel Agilex 7 M-Series EMIF Architecture: I/O Lane.....	22
3.1.5. Intel Agilex 7 M-Series EMIF Architecture: Input DQS Clock Tree.....	24
3.1.6. Intel Agilex 7 M-Series EMIF Architecture: PHY Clock Tree.....	25
3.1.7. Intel Agilex 7 M-Series EMIF Architecture: PLL Reference Clock Networks.....	25
3.1.8. Intel Agilex 7 M-Series EMIF Architecture: Clock Phase Alignment.....	26
3.2. Intel Agilex 7 M-Series EMIF Sequencer.....	27
3.2.1. Intel Agilex 7 M-Series Mailbox Structure and Register Definitions.....	28
3.3. Intel Agilex 7 M-Series EMIF Controller.....	30
3.3.1. Hard Memory Controller.....	30
<b>4. Intel Agilex 7 M-Series FPGA EMIF IP – End-User Signals.....</b>	<b>33</b>
4.1. Intel Agilex 7 M-Series EMIF IP for DDR4 Interfaces.....	33
4.1.1. ref_clk for EMIF .....	33
4.1.2. core_init_n for EMIF .....	34
4.1.3. usr_async_clk for EMIF .....	34
4.1.4. usr_clk for EMIF .....	34
4.1.5. usr_rst_n for EMIF .....	34
4.1.6. s0_axi4 for EMIF .....	34
4.1.7. mem for EMIF .....	36
4.1.8. oct for EMIF .....	36
4.1.9. s0_axil_clk for EMIF .....	37
4.1.10. s0_axil_rst_n for EMIF .....	37
4.1.11. s0_axil for EMIF .....	37
4.2. Intel Agilex 7 M-Series EMIF IP for DDR5 Interfaces.....	38
4.2.1. ref_clk for EMIF .....	38
4.2.2. core_init_n for EMIF .....	39
4.2.3. usr_async_clk for EMIF .....	39
4.2.4. usr_clk for EMIF .....	39
4.2.5. usr_rst_n for EMIF .....	39
4.2.6. s0_axi4 for EMIF .....	39
4.2.7. mem for EMIF .....	41
4.2.8. oct for EMIF .....	41
4.2.9. s0_axil_clk for EMIF .....	41
4.2.10. s0_axil_rst_n for EMIF .....	42
4.2.11. s0_axil for EMIF .....	42

4.3. Intel Agilex 7 M-Series EMIF IP for LPDDR5 Interfaces.....	43
4.3.1. ref_clk for EMIF .....	43
4.3.2. core_init_n for EMIF .....	43
4.3.3. usr_async_clk for EMIF .....	43
4.3.4. usr_clk for EMIF .....	44
4.3.5. usr_rst_n for EMIF .....	44
4.3.6. s0_axi4 for EMIF .....	44
4.3.7. mem for EMIF .....	45
4.3.8. oct for EMIF .....	46
4.3.9. s0_axil_clk for EMIF .....	46
4.3.10. s0_axil_rst_n for EMIF .....	46
4.3.11. s0_axil for EMIF .....	47
<b>5. Intel Agilex 7 M-Series FPGA EMIF IP – Simulating Memory IP.....</b>	<b>48</b>
5.1. Simulation Walkthrough.....	48
5.1.1. Calibration .....	49
5.1.2. Simulation Scripts.....	49
5.1.3. Functional Simulation with Verilog HDL.....	49
5.1.4. Simulating the Design Example.....	50
<b>6. Intel Agilex 7 M-Series FPGA EMIF IP – DDR4 Support.....</b>	<b>52</b>
6.1. Intel Agilex 7 M-Series FPGA EMIF IP Parameters for DDR4.....	52
6.1.1. Intel Agilex 7 M-Series FPGA EMIF Memory Device Description IP (DDR4) Parameter Descriptions.....	52
6.1.2. Intel Agilex 7 M-Series FPGA EMIF IP Parameter Descriptions (DDR4).....	56
6.2. Intel Agilex 7 M-Series FPGA EMIF IP Pin and Resource Planning.....	59
6.2.1. Intel Agilex 7 M-Series FPGA EMIF IP Interface Pins.....	59
6.2.2. Intel Agilex 7 M-Series FPGA EMIF IP Resources.....	61
6.2.3. Pin Guidelines for Intel Agilex 7 M-Series FPGA EMIF IP.....	62
6.2.4. Pin Placements for Intel Agilex 7 M-Series FPGA DDR4 EMIF IP.....	63
6.3. DDR4 Board Design Guidelines.....	71
6.3.1. Terminations for DDR4 with Intel Agilex 7 M-Series Devices.....	72
6.3.2. General Layout Routing Guidelines.....	73
6.3.3. Reference Stackup.....	77
6.3.4. Intel Agilex 7 M-Series EMIF-Specific Routing Guidelines for Various DDR4 Topologies.....	78
6.3.5. DDR4 Routing Guidelines: Discrete (Component) Topologies.....	83
<b>7. Intel Agilex 7 M-Series FPGA EMIF IP – DDR5 Support.....</b>	<b>97</b>
7.1. Intel Agilex 7 M-Series FPGA EMIF IP Parameters for DDR5.....	97
7.1.1. Intel Agilex 7 M-Series FPGA EMIF Memory Device Description IP (DDR5) Parameter Descriptions.....	97
7.1.2. Intel Agilex 7 M-Series FPGA EMIF IP Parameter Descriptions (DDR5).....	100
7.2. Intel Agilex 7 M-Series FPGA EMIF IP Pin and Resource Planning.....	103
7.2.1. Intel Agilex 7 M-Series FPGA EMIF IP Interface Pins.....	103
7.2.2. Intel Agilex 7 M-Series FPGA EMIF IP Resources.....	106
7.2.3. Pin Guidelines for Intel Agilex 7 M-Series FPGA EMIF IP.....	106
<b>8. Intel Agilex 7 M-Series FPGA EMIF IP – LPDDR5 Support.....</b>	<b>113</b>
8.1. Intel Agilex 7 M-Series FPGA EMIF IP Parameters for LPDDR5.....	113
8.1.1. Intel Agilex 7 M-Series FPGA EMIF Memory Device Description IP (LPDDR5) Parameter Descriptions.....	113

8.1.2. Intel Agilex 7 M-Series FPGA External Memory Interfaces (EMIF) IP Parameter Descriptions for LPDDR5.....	118
8.2. Intel Agilex 7 M-Series FPGA EMIF IP Pin and Resource Planning.....	121
8.2.1. Intel Agilex 7 M-Series FPGA EMIF IP Interface Pins.....	121
8.2.2. Intel Agilex 7 M-Series FPGA EMIF IP Resources.....	124
8.2.3. Pin Guidelines for Intel Agilex 7 M-Series FPGA EMIF IP.....	125
<b>9. Intel Agilex 7 M-Series FPGA EMIF IP – Timing Closure.....</b>	<b>128</b>
9.1. Timing Closure .....	128
9.1.1. Timing Analysis.....	128
9.2. Optimizing Timing.....	129
<b>10. Intel Agilex 7 M-Series FPGA EMIF IP – Controller Optimization.....</b>	<b>131</b>
10.1. Interface Standard.....	131
10.2. Bank Management Efficiency.....	132
10.3. Data Transfer.....	132
10.4. Improving Controller Efficiency.....	132
10.4.1. Frequency of Operation.....	132
10.4.2. Series of Reads or Writes.....	133
<b>11. Intel Agilex 7 M-Series FPGA EMIF IP – Debugging.....</b>	<b>134</b>
11.1. Interface Configuration Performance Issues.....	134
11.1.1. Interface Configuration Bottleneck and Efficiency Issues.....	134
11.2. Functional Issue Evaluation.....	135
11.2.1. Intel IP Memory Model.....	135
11.2.2. Vendor Memory Model.....	136
11.2.3. Transcript Window Messages.....	136
11.3. Timing Issue Characteristics.....	138
11.3.1. Evaluating FPGA Timing Issues.....	138
11.3.2. Evaluating External Memory Interface Timing Issues.....	139
11.4. Verifying Memory IP Using the Signal Tap Logic Analyzer.....	140
11.5. Generating Traffic with the Test Engine IP.....	140
<b>12. Document Revision History for External Memory Interfaces Intel Agilex 7 M-Series FPGA IP User Guide.....</b>	<b>142</b>

## 1. About the External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP

---

### 1.1. Release Information

IP versions are the same as the Intel® Quartus® Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

The IP version (X.Y.Z) number may change from one Intel Quartus Prime software version to another. A change in:

- X indicates a major revision of the IP. If you update your Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

**Table 1.**

Item	Description
IP Version	3.0.0
Intel Quartus Prime	23.1
Release Date	2023.04.03

**Note:** This documentation is preliminary and subject to change.

**Notice:** Device support for Intel Agilex® 7 M-series FPGAs and SoCs in the Intel Quartus Prime Pro Edition software version 23.1 is restricted. To enable M-series device support in your instance of the Intel Quartus Prime Pro Edition software, contact your regional Intel FPGA sales representative.

## 2. Intel Agilex 7 M-Series FPGA EMIF IP – Introduction

---

Intel's fast, efficient, and low-latency external memory interface (EMIF) intellectual property (IP) cores interface with today's higher speed memory devices.

You can implement the EMIF IP core functions through the Intel Quartus Prime software.

The *External Memory Interfaces Intel Agilex 7 M-Series FPGA IP* (referred to hereafter as the *Intel Agilex 7 M-Series EMIF IP*) provides the following components:

- A physical layer interface (PHY) which builds the data path and manages timing transfers between the FPGA and the memory device.
- A memory controller which implements all the memory commands and protocol-level requirements.

For information on the maximum speeds supported by the external memory interface IP, refer to the *External Memory Interface Spec Estimator*, available here: <https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/external-memory-interfaces-support/emif.html>.

### 2.1. Intel Agilex 7 M-Series EMIF IP Protocol and Feature Support


- The Intel Agilex 7 M-Series FPGA EMIF IP supports DDR4 with hard memory controller and hard PHY.
- The Intel Agilex 7 M-Series FPGA EMIF IP supports DDR5 with hard memory controller and hard PHY.
- The Intel Agilex 7 M-Series FPGA EMIF IP supports LPDDR5 with hard memory controller and hard PHY.

### 2.2. Intel Agilex 7 M-Series EMIF IP Design Flow

Intel recommends creating an example top-level file with the desired pin outs and all interface IPs instantiated. This enables the Intel Quartus Prime software to validate the design and resource allocation before PCB and schematic sign off.

The following figure shows the design flow to provide the fastest out-of-the-box experience with the EMIF IP.

**Figure 1. EMIF IP Design Flow**



## 2.3. Intel Agilex 7 M-Series EMIF IP Design Checklist

Refer to the following checklist as a quick reference for information about steps in the EMIF design flow.

**Table 2. EMIF Design Checklist**

Design Step	Description	Resources
Select an FPGA	Not all Intel FPGAs support all memory types and configurations. To help with the FPGA selection process, refer to the resources listed in the right column.	<ul style="list-style-type: none"> <li>External Memory Interfaces Support Center</li> <li>External Memory Interface Spec Estimator</li> </ul>
Parameterize the IP	Correct IP parameterization is important for good EMIF IP operation. The resources listed in the right column define the memory parameters during IP generation.	<ul style="list-style-type: none"> <li>DDR4 Parameter Descriptions</li> <li>DDR5 Parameter Descriptions</li> <li>LPDDR5 Parameter Descriptions</li> </ul>
Generate initial IP and example design	After you have parameterized the EMIF IP, you can generate the IP, along with an optional example design. Refer to the Quick-Start Guide for a walkthrough of this process.	<ul style="list-style-type: none"> <li>External Memory Interfaces Intel Agilex 7 M-Series FPGA IP Design Example User Guide</li> </ul>
Perform functional simulation	Simulation of the EMIF design helps to determine correct operation. The resources listed in the right column explain how to perform simulation and what differences exist between simulation and hardware implementation.	<ul style="list-style-type: none"> <li>External Memory Interfaces Intel Agilex 7 M-Series FPGA IP Design Example User Guide</li> <li>Simulating Memory IP</li> </ul>
Make pin assignments	For guidance on pin placement, refer to the resources listed in the right column.	<ul style="list-style-type: none"> <li>DDR4 Parameter Descriptions</li> <li>DDR5 Parameter Descriptions</li> <li>LPDDR5 Parameter Descriptions</li> <li>Device Pin Tables</li> </ul>
Perform board simulation	Board simulation helps determine optimal settings for signal integrity, drive strength, as well as sufficient timing margins and eye openings. For guidance on board simulation, refer to the resources listed in the right column.	<ul style="list-style-type: none"> <li>Board Design Guidelines</li> <li>Timing Closure</li> </ul>
Verify timing closure	For information regarding compilation, system-level timing closure and timing reports refer to the Timing Closure section of this User Guide.	<ul style="list-style-type: none"> <li>Timing Closure</li> </ul>
Run the design on hardware	For instructions on how to program a FPGA refer to the Quick-Start section of the Design Example User Guide.	<ul style="list-style-type: none"> <li>External Memory Interfaces Intel Agilex 7 M-Series FPGA IP Design Example User Guide</li> </ul>
Debug issues with preceding steps	Operational problems can generally be attributed to one of the following: interface configuration, pin/resource planning, signal integrity, or timing. The resources listed in the right column contain information on typical debug procedures and available tools to help diagnose hardware issues.	<ul style="list-style-type: none"> <li>Debugging</li> <li>External Memory Interfaces Support Center</li> </ul>



## 3. Intel Agilex 7 M-Series FPGA EMIF IP – Product Architecture

---

This chapter describes the Intel Agilex 7 M-Series FPGA EMIF IP product architecture.

### 3.1. Intel Agilex 7 M-Series EMIF Architecture: Introduction

The Intel Agilex 7 M-Series EMIF architecture contains many new hardware features designed to meet the high-speed requirements of emerging memory protocols, while consuming the smallest amount of core logic area and power.

**Note:** The current version of the External Memory Interfaces Intel Agilex 7 M-Series FPGA IP supports the DDR4, DDR5, and LPDDR5 memory protocols.

The following are key hardware features of the Intel Agilex 7 M-Series EMIF architecture:

#### Hard Sequencer

The sequencer employs a hard Nios® II processor, and can perform memory calibration for a wide range of protocols. For Intel Agilex 7 M-Series devices, the sequencer and calibration are localized to each I/O bank.

**Note:** You cannot use the hard Nios II processor for any user applications after calibration is complete.

#### Hard PHY

The PHY circuitry in Intel Agilex 7 M-Series devices is hardened in the silicon, which simplifies the challenges of achieving timing closure and minimizing power consumption.

#### Hard Memory Controller

The hard memory controller reduces latency and minimizes core logic consumption in the external memory interface. The hard memory controller supports the DDR4, DDR5, and LPDDR5 memory protocols.

#### High-Speed PHY Clock Tree

Dedicated high speed PHY clock networks clock the I/O buffers in Intel Agilex 7 M-Series EMIF IP. The PHY clock trees exhibit low jitter and low duty cycle distortion, maximizing the data valid window.

### Automatic Clock Phase Alignment

Automatic clock phase alignment circuitry dynamically adjusts the clock phase of core clock networks to match the clock phase of the PHY clock networks. The clock phase alignment circuitry minimizes clock skew that can complicate timing closure in transfers between the FPGA core and the periphery.

### Network-on-Chip (NoC) Interface

The Intel Agilex 7 M-Series EMIF IP supports a new Network-on-Chip (NoC) interface. Each IO96 bank contains two 256-bit AXI4 targets and one 32-bit AXI4-Lite target that connect to the NoC. NoC segments span one FPGA clock sector and consists of three AXI4 initiators on the FPGA fabric side. A network of switches transfer packets horizontally across the high-speed interconnect NoC and connect the initiators and targets. Refer to the *NoC User Guide* for additional information.

## 3.1.1. Intel Agilex 7 M-Series EMIF Architecture: I/O Subsystem

In Intel Agilex 7 M-Series devices, the I/O subsystem consists of two rows at the edge of the core.

The I/O subsystem provides the following features:

- General-purpose I/O registers and I/O buffers
- Compensation Block (Comp block)
  - On-chip termination control (OCT)
- I/O PLLs
  - I/O Bank I/O PLL for external memory interfaces and user logic
  - Fabric-feeding for non-EMIF/non-LVDS SERDES IP applications
- True differential signaling
- External memory interface components, as follows:
  - A Primary hard memory controller, which has connectivity to 8 lanes (up to 4 byte lanes for data, and optionally one additional lane for out-of-band ECC data)
  - A Secondary hard memory controller, which has connectivity to 4 lanes (up to 2 byte lanes for data)
  - Hard PHY
  - Hard Nios processor and calibration logic
  - DLL

## 3.1.2. Intel Agilex 7 M-Series EMIF Architecture: I/O SSM

Each I/O bank includes one I/O subsystem manager (I/O SSM), which contains a hardened Nios II processor with dedicated memory. The I/O SSM is responsible for calibration of all the EMIFs in the I/O bank.

The I/O SSM includes dedicated memory which stores both the calibration algorithm and calibration run-time data. The hardened Nios II processor and the dedicated memory can be used only by an external memory interface, and cannot be employed for any other use.

The on-chip configuration network clocks the I/O SSM, and therefore the I/O SSM does not consume a PLL.

Each EMIF instance must be connected to the I/O SSM through the External Memory Interfaces Calibration IP. The Calibration IP exposes a calibration bus master port, which must be connected to the slave calibration bus port on every EMIF instance.


### 3.1.3. Intel Agilex 7 M-Series EMIF Architecture: I/O Bank

Each I/O row contains up to four I/O banks; the exact number of banks depends on device size and pin package.

Each I/O bank consists of two sub-banks, and each sub-bank contains the following components:

- I/O PLL and PHY clock trees
- DLL
- Input DQS clock trees
- 48 pins, organized into four I/O lanes of 12 pins each

**Figure 3. I/O Bank Architecture in Intel Agilex 7 M-Series Devices**



Within an I/O bank, the top sub-bank is pin indexes P95:P48, and the bottom sub-bank is pin indexes P47:P0.

Intel Agilex 7 M-Series devices have two hard memory controllers: primary and secondary. The primary hard memory controller has access to all 96 pins in an I/O bank. The secondary hard memory controller has access only to the top sub-bank. In the above figure, the yellow signals highlight the connections for the secondary hard

memory controller, while the red signals show the connections for the primary hard memory controller. The green signals show where both hard memory controllers are bypassed to provide access to the PHY from the core logic.

### 3.1.3.1. DDR4 Pin Placement

**Table 3. DDR4 Pin Placement**

Lane Number	Pin Index	x32+ECC *	x 32	x16 + ECC *	x16
BL7	95	MEM_DQ[39]*			
	94	MEM_DQ[38] *			
	93	MEM_DQ[37] *			
	92	MEM_DQ[36] *			
	91				
	90	MEM_DM_N[4]			
	89	MEM_DQS_C[4]			
	88	MEM_DQS_T[4]			
	87	MEM_DQ[35] *			
	86	MEM_DQ[34] *			
	85	MEM_DQ[33] *			
	84	MEM_DQ[32] *			
BL6	83	MEM_DQ[31]	MEM_DQ[31]		
	82	MEM_DQ[30]	MEM_DQ[30]		
	81	MEM_DQ[29]	MEM_DQ[29]		
	80	MEM_DQ[28]	MEM_DQ[28]		
	79				
	78	MEM_DM_N[3]	MEM_DM_N[3]		
	77	MEM_DQS_C[3]	MEM_DQS_C[3]		
	76	MEM_DQS_T[3]	MEM_DQS_T[3]		
	75	MEM_DQ[27]	MEM_DQ[27]		
	74	MEM_DQ[26]	MEM_DQ[26]		
	73	MEM_DQ[25]	MEM_DQ[25]		
	72	MEM_DQ[24]	MEM_DQ[24]		
BL5	71	MEM_DQ[23]	MEM_DQ[23]	MEM_DQ[23] *	
	70	MEM_DQ[22]	MEM_DQ[22]	MEM_DQ[22] *	
	69	MEM_DQ[21]	MEM_DQ[21]	MEM_DQ[21] *	
	68	MEM_DQ[20]	MEM_DQ[20]	MEM_DQ[20] *	
	67				
	66	MEM_DM_N[2]	MEM_DM_N[2]	MEM_DM_N[2]	
continued...					

Lane Number	Pin Index	x32+ECC *	x 32	x16 + ECC *	x16
	65	MEM_DQS_C[2]	MEM_DQS_C[2]	MEM_DQS_C[2]	
	64	MEM_DQS_T[2]	MEM_DQS_T[2]	MEM_DQS_T[2]	
	63	MEM_DQ[19]	MEM_DQ[19]	MEM_DQ[19] *	
	62	MEM_DQ[18]	MEM_DQ[18]	MEM_DQ[18] *	
	61	MEM_DQ[17]	MEM_DQ[17]	MEM_DQ[17] *	
	60	MEM_DQ[16]	MEM_DQ[16]	MEM_DQ[16] *	
BL4	59	MEM_DQ[15]	MEM_DQ[15]	MEM_DQ[15]	MEM_DQ[15]
	58	MEM_DQ[14]	MEM_DQ[14]	MEM_DQ[14]	MEM_DQ[14]
	57	MEM_DQ[13]	MEM_DQ[13]	MEM_DQ[13]	MEM_DQ[13]
	56	MEM_DQ[12]	MEM_DQ[12]	MEM_DQ[12]	MEM_DQ[12]
	55				
	54	MEM_DM_N[1]	MEM_DM_N[1]	MEM_DM_N[1]	MEM_DM_N[1]
	53	MEM_DQS_C[1]	MEM_DQS_C[1]	MEM_DQS_C[1]	MEM_DQS_C[1]
	52	MEM_DQS_T[1]	MEM_DQS_T[1]	MEM_DQS_T[1]	MEM_DQS_T[1]
	51	MEM_DQ[11]	MEM_DQ[11]	MEM_DQ[11]	MEM_DQ[11]
	50	MEM_DQ[10]	MEM_DQ[10]	MEM_DQ[10]	MEM_DQ[10]
	49	MEM_DQ[9]	MEM_DQ[9]	MEM_DQ[9]	MEM_DQ[9]
	48	MEM_DQ[8]	MEM_DQ[8]	MEM_DQ[8]	MEM_DQ[8]
BL3	47	MEM_BG[0]	MEM_BG[0]	MEM_BG[0]	MEM_BG[0]
	46	MEM_BA[1]	MEM_BA[1]	MEM_BA[1]	MEM_BA[1]
	45	MEM_BA[0]	MEM_BA[0]	MEM_BA[0]	MEM_BA[0]
	44	MEM_A[17]	MEM_A[17]	MEM_A[17]	MEM_A[17]
	43	MEM_A[16]	MEM_A[16]	MEM_A[16]	MEM_A[16]
	42	MEM_A[15]	MEM_A[15]	MEM_A[15]	MEM_A[15]
	41	MEM_A[14]	MEM_A[14]	MEM_A[14]	MEM_A[14]
	40	MEM_A[13]	MEM_A[13]	MEM_A[13]	MEM_A[13]
	39	MEM_A[12]	MEM_A[12]	MEM_A[12]	MEM_A[12]
	38	RZQ Site	RZQ Site	RZQ Site	RZQ Site
	37	Differential "N-Side" Reference Clock Input Site	Differential "N-Side" Reference Clock Input Site	Differential "N-Side" Reference Clock Input Site	Differential "N-Side" Reference Clock Input Site
	36	Differential "P-Side" Reference Clock Input Site	Differential "P-Side" Reference Clock Input Site	Differential "P-Side" Reference Clock Input Site	Differential "P-Side" Reference Clock Input Site
BL2	35	MEM_A[11]	MEM_A[11]	MEM_A[11]	MEM_A[11]
	34	MEM_A[10]	MEM_A[10]	MEM_A[10]	MEM_A[10]
	33	MEM_A[9]	MEM_A[9]	MEM_A[9]	MEM_A[9]
	32	MEM_A[8]	MEM_A[8]	MEM_A[8]	MEM_A[8]
continued...					

Lane Number	Pin Index	x32+ECC *	x 32	x16 + ECC *	x16
	31	MEM_A[7]	MEM_A[7]	MEM_A[7]	MEM_A[7]
	30	MEM_A[6]	MEM_A[6]	MEM_A[6]	MEM_A[6]
	29	MEM_A[5]	MEM_A[5]	MEM_A[5]	MEM_A[5]
	28	MEM_A[4]	MEM_A[4]	MEM_A[4]	MEM_A[4]
	27	MEM_A[3]	MEM_A[3]	MEM_A[3]	MEM_A[3]
	26	MEM_A[2]	MEM_A[2]	MEM_A[2]	MEM_A[2]
	25	MEM_A[1]	MEM_A[1]	MEM_A[1]	MEM_A[1]
	24	MEM_A[0]	MEM_A[0]	MEM_A[0]	MEM_A[0]
BL1	23	MEM_PAR[0]	MEM_PAR[0]	MEM_PAR[0]	MEM_PAR[0]
	22	MEM_CS_N[1]	MEM_CS_N[1]	MEM_CS_N[1]	MEM_CS_N[1]
	21	MEM_CK_C[0]	MEM_CK_C[0]	MEM_CK_C[0]	MEM_CK_C[0]
	20	MEM_CKT[0]	MEM_CKT[0]	MEM_CKT[0]	MEM_CKT[0]
	19	MEM_CKE[1]	MEM_CKE[1]	MEM_CKE[1]	MEM_CKE[1]
	18	MEM_CKE[0]	MEM_CKE[0]	MEM_CKE[0]	MEM_CKE[0]
	17	MEM_ODT[1]	MEM_ODT[1]	MEM_ODT[1]	MEM_ODT[1]
	16	MEM_ODT[0]	MEM_ODT[0]	MEM_ODT[0]	MEM_ODT[0]
	15	MEM_ACT_N[0]	MEM_ACT_N[0]	MEM_ACT_N[0]	MEM_ACT_N[0]
	14	MEN_CS_N[0]	MEN_CS_N[0]	MEN_CS_N[0]	MEN_CS_N[0]
	13	MEM_RESET_N[0]	MEM_RESET_N[0]	MEM_RESET_N[0]	MEM_RESET_N[0]
	12	MEM_BG[1]	MEM_BG[1]	MEM_BG[1]	MEM_BG[1]
BL0	11	MEM_DQ[7]	MEM_DQ[7]	MEM_DQ[7]	MEM_DQ[7]
	10	MEM_DQ[6]	MEM_DQ[6]	MEM_DQ[6]	MEM_DQ[6]
	9	MEM_DQ[5]	MEM_DQ[5]	MEM_DQ[5]	MEM_DQ[5]
	8	MEM_DQ[4]	MEM_DQ[4]	MEM_DQ[4]	MEM_DQ[4]
	7				
	6	MEM_DM_N[0]	MEM_DM_N[0]	MEM_DM_N[0]	MEM_DM_N[0]
	5	MEM_DQS_C[0]	MEM_DQS_C[0]	MEM_DQS_C[0]	MEM_DQS_C[0]
	4	MEM_DQS_T[0]	MEM_DQS_T[0]	MEM_DQS_T[0]	MEM_DQS_T[0]
	3	MEM_DQ[3]	MEM_DQ[3]	MEM_DQ[3]	MEM_DQ[3]
	2	MEM_DQ[2]	MEM_DQ[2]	MEM_DQ[2]	MEM_DQ[2]
	1	MEM_DQ[1]	MEM_DQ[1]	MEM_DQ[1]	MEM_DQ[1]
	0	MEM_DQ[0]	MEM_DQ[0]	MEM_DQ[0]	MEM_DQ[0]

### 3.1.3.2. DDR5 Pin Placement

**Table 4. DDR5 Pin Placement**

Lane Number	Pin Index	x32+ECC *	x 32	2ch x16	x16 + ECC *	x16
BL7	95			MEM_1_MEM_DQ[15]		
	94			MEM_1_MEM_DQ[14]		
	93			MEM_1_MEM_DQ[13]		
	92			MEM_1_MEM_DQ[12]		
	91					
	90			MEM_1_MEM_DM_N[1]		
	89			MEM_1_MEM_DQS_C[1]		
	88			MEM_1_MEM_DQS_T[1]		
	87			MEM_1_MEM_DQ[11]		
	86			MEM_1_MEM_DQ[10]		
	85			MEM_1_MEM_DQ[9]		
	84			MEM_1_MEM_DQ[8]		
BL6	83	MEM_DQ[39]*		MEM_1_MEM_DQ[7]		
	82	MEM_DQ[38]*		MEM_1_MEM_DQ[6]		
	81	MEM_DQ[37]*		MEM_1_MEM_DQ[5]		
	80	MEM_DQ[36]*		MEM_1_MEM_DQ[4]		
	79					
	78	MEM_DM_N[4]		MEM_1_MEM_DM_N[0]		
	77	MEM_DQS_C[4]		MEM_1_MEM_DQS_C[0]		
	76	MEM_DQS_T[4]		MEM_1_MEM_DQS_T[0]		
	75	MEM_DQ[35]*		MEM_1_MEM_DQ[3]		
	74	MEM_DQ[34]*		MEM_1_MEM_DQ[2]		
	73	MEM_DQ[33]*		MEM_1_MEM_DQ[1]		
continued...						

Lane Number	Pin Index	x32+ECC *	x 32	2ch x16	x16 + ECC *	x16
	72	MEM_DQ[32]*		MEM_1_MEM_DQ[0]		
BL5	71	MEM_DQ[31]	MEM_DQ[31]	MEM_1_CK_C[1]		
	70	MEM_DQ[30]	MEM_DQ[30]	MEM_1_CK_T[1]		
	69	MEM_DQ[29]	MEM_DQ[29]	MEM_1_MEM_CS_N[0]		
	68	MEM_DQ[28]	MEM_DQ[28]	MEM_1_MEM_CS_N[1]		
	67			MEM_1_CK_C[0]		
	66	MEM_DM_N[3]	MEM_DM_N[3]	MEM_1_CK_T[0]		
	65	MEM_DQS_C[3]	MEM_DQS_C[3]	MEM_1_MEM_CA[12]		
	64	MEM_DQS_T[3]	MEM_DQS_T[3]	MEM_1_MEM_CA[11]		
	63	MEM_DQ[27]	MEM_DQ[27]	MEM_1_RESET_N		
	62	MEM_DQ[26]	MEM_DQ[26]	OCT_1_OCT_RZQIN		
	61	MEM_DQ[25]	MEM_DQ[25]	MEM_1_ALERT_N		
	60	MEM_DQ[24]	MEM_DQ[24]	MEM_1_MEM_CA[10]		
BL4	59	MEM_DQ[23]	MEM_DQ[23]	Differential "NSide" Reference Clock Input Site	MEM_DQ[23]*	
	58	MEM_DQ[22]	MEM_DQ[22]	Differential "PSide" Reference Clock Input Site	MEM_DQ[22]*	
	57	MEM_DQ[21]	MEM_DQ[21]	MEM_1_MEM_CA[9]	MEM_DQ[21]*	
	56	MEM_DQ[20]	MEM_DQ[20]	MEM_1_MEM_CA[8]	MEM_DQ[20]*	
	55			MEM_1_MEM_CA[7]		
	54	MEM_DM_N[2]	MEM_DM_N[2]	MEM_1_MEM_CA[6]	MEM_DM_N[2]	
	53	MEM_DQS_C[2]	MEM_DQS_C[2]	MEM_1_MEM_CA[5]	MEM_DQS_C[2]	
	52	MEM_DQS_T[2]	MEM_DQS_T[2]	MEM_1_MEM_CA[4]	MEM_DQS_T[2]	
continued...						



Lane Number	Pin Index	x32+ECC *	x 32	2ch x16	x16 + ECC *	x16
	51	MEM_DQ[19]	MEM_DQ[19]	MEM_1_MEM_CA[3]	MEM_DQ[19]*	
	50	MEM_DQ[18]	MEM_DQ[18]	MEM_1_MEM_CA[2]	MEM_DQ[18]*	
	49	MEM_DQ[17]	MEM_DQ[17]	MEM_1_MEM_CA[1]	MEM_DQ[17]*	
	48	MEM_DQ[16]	MEM_DQ[16]	MEM_1_MEM_CA[0]	MEM_DQ[16]*	
BL3	47	MEM_CK_C[1]	MEM_CK_C[1]	MEM_0_CK_C[1]	MEM_CK_C[1]	MEM_CK_C[1]
	46	MEM_CK_T[1]	MEM_CK_T[1]	MEM_0_CK_T[1]	MEM_CK_T[1]	MEM_CK_T[1]
	45	MEM_CS_N[0]	MEM_CS_N[0]	MEM_0_MEM_CS_N[0]	MEM_CS_N[0]	MEM_CS_N[0]
	44	MEM_CS_N[1]	MEM_CS_N[1]	MEM_0_MEM_CS_N[1]	MEM_CS_N[1]	MEM_CS_N[1]
	43	MEM_CK_C[0]	MEM_CK_C[0]	MEM_0_CK_C[0]	MEM_CK_C[0]	MEM_CK_C[0]
	42	MEM_CK_T[0]	MEM_CK_T[0]	MEM_0_CK_T[0]	MEM_CK_T[0]	MEM_CK_T[0]
	41	MEM_CA[12]	MEM_CA[12]	MEM_0_MEM_CA[12]	MEM_CA[12]	MEM_CA[12]
	40	MEM_CA[11]	MEM_CA[11]	MEM_0_MEM_CA[11]	MEM_CA[11]	MEM_CA[11]
	39	MEM_RESET_N[0]	MEM_RESET_N[0]	MEM_0_RESET_N	MEM_RESET_N[0]	MEM_RESET_N[0]
	38	RZQ Site	RZQ Site	OCT_0_OCT_RZQIN	RZQ Site	RZQ Site
	37	MEM_ALERT_N[0]	MEM_ALERT_N[0]	MEM_0_ALERT_N	MEM_ALERT_N[0]	MEM_ALERT_N[0]
	36	MEM_CA[10]	MEM_CA[10]	MEM_0_MEM_CA[10]	MEM_CA[10]	MEM_CA[10]
BL2	35	Differential "N-Side" Reference Clock Input Site	Differential "N-Side" Reference Clock Input Site	Differential "NSide" Reference Clock Input Site	Differential "N-Side" Reference Clock Input Site	Differential "N-Side" Reference Clock Input Site
	34	Differential "P-Side" Reference Clock Input Site	Differential "P-Side" Reference Clock Input Site	Differential "PSide" Reference Clock Input Site	Differential "P-Side" Reference Clock Input Site	Differential "P-Side" Reference Clock Input Site
	33	MEM_CA[9]	MEM_CA[9]	MEM_0_MEM_CA[9]	MEM_CA[9]	MEM_CA[9]
	32	MEM_CA[8]	MEM_CA[8]	MEM_0_MEM_CA[8]	MEM_CA[8]	MEM_CA[8]
	31	MEM_CA[7]	MEM_CA[7]	MEM_0_MEM_CA[7]	MEM_CA[7]	MEM_CA[7]
continued...						

Lane Number	Pin Index	x32+ECC *	x 32	2ch x16	x16 + ECC *	x16
	30	MEM_CA[6]	MEM_CA[6]	MEM_0_MEM_CA[6]	MEM_CA[6]	MEM_CA[6]
	29	MEM_CA[5]	MEM_CA[5]	MEM_0_MEM_CA[5]	MEM_CA[5]	MEM_CA[5]
	28	MEM_CA[4]	MEM_CA[4]	MEM_0_MEM_CA[4]	MEM_CA[4]	MEM_CA[4]
	27	MEM_CA[3]	MEM_CA[3]	MEM_0_MEM_CA[3]	MEM_CA[3]	MEM_CA[3]
	26	MEM_CA[2]	MEM_CA[2]	MEM_0_MEM_CA[2]	MEM_CA[2]	MEM_CA[2]
	25	MEM_CA[1]	MEM_CA[1]	MEM_0_MEM_CA[1]	MEM_CA[1]	MEM_CA[1]
	24	MEM_CA[0]	MEM_CA[0]	MEM_0_MEM_CA[0]	MEM_CA[0]	MEM_CA[0]
BL1	23	MEM_DQ[7]	MEM_DQ[7]	MEM_0_MEM_DQ[7]	MEM_DQ[7]	MEM_DQ[7]
	22	MEM_DQ[6]	MEM_DQ[6]	MEM_0_MEM_DQ[6]	MEM_DQ[6]	MEM_DQ[6]
	21	MEM_DQ[5]	MEM_DQ[5]	MEM_0_MEM_DQ[5]	MEM_DQ[5]	MEM_DQ[5]
	20	MEM_DQ[4]	MEM_DQ[4]	MEM_0_MEM_DQ[4]	MEM_DQ[4]	MEM_DQ[4]
	19					
	18	MEM_DM_N[0]	MEM_DM_N[0]	MEM_0_MEM_DM_N[0]	MEM_DM_N[0]	MEM_DM_N[0]
	17	MEM_DQS_C[0]	MEM_DQS_C[0]	MEM_0_MEM_DQS_C[0]	MEM_DQS_C[0]	MEM_DQS_C[0]
	16	MEM_DQS_T[0]	MEM_DQS_T[0]	MEM_0_MEM_DQS_T[0]	MEM_DQS_T[0]	MEM_DQS_T[0]
	15	MEM_DQ[3]	MEM_DQ[3]	MEM_0_MEM_DQ[3]	MEM_DQ[3]	MEM_DQ[3]
	14	MEM_DQ[2]	MEM_DQ[2]	MEM_0_MEM_DQ[2]	MEM_DQ[2]	MEM_DQ[2]
	13	MEM_DQ[1]	MEM_DQ[1]	MEM_0_MEM_DQ[1]	MEM_DQ[1]	MEM_DQ[1]
	12	MEM_DQ[0]	MEM_DQ[0]	MEM_0_MEM_DQ[0]	MEM_DQ[0]	MEM_DQ[0]
BL0	11	MEM_DQ[15]	MEM_DQ[15]	MEM_0_MEM_DQ[15]	MEM_DQ[15]	MEM_DQ[15]
	10	MEM_DQ[14]	MEM_DQ[14]	MEM_0_MEM_DQ[14]	MEM_DQ[14]	MEM_DQ[14]
	9	MEM_DQ[13]	MEM_DQ[13]	MEM_0_MEM_DQ[13]	MEM_DQ[13]	MEM_DQ[13]
	8	MEM_DQ[12]	MEM_DQ[12]	MEM_0_MEM_DQ[12]	MEM_DQ[12]	MEM_DQ[12]
	7					
continued...						

Lane Number	Pin Index	x32+ECC *	x 32	2ch x16	x16 + ECC *	x16
	6	MEM_DM_N[1]	MEM_DM_N[1]	MEM_0_MEM_DM_N[1]	MEM_DM_N[1]	MEM_DM_N[1]
	5	MEM_DQS_C[1]	MEM_DQS_C[1]	MEM_0_MEM_DQS_C[1]	MEM_DQS_C[1]	MEM_DQS_C[1]
	4	MEM_DQS_T[1]	MEM_DQS_T[1]	MEM_0_MEM_DQS_T[1]	MEM_DQS_T[1]	MEM_DQS_T[1]
	3	MEM_DQ[11]	MEM_DQ[11]	MEM_0_MEM_DQ[11]	MEM_DQ[11]	MEM_DQ[11]
	2	MEM_DQ[10]	MEM_DQ[10]	MEM_0_MEM_DQ[10]	MEM_DQ[10]	MEM_DQ[10]
	1	MEM_DQ[9]	MEM_DQ[9]	MEM_0_MEM_DQ[9]	MEM_DQ[9]	MEM_DQ[9]
	0	MEM_DQ[8]	MEM_DQ[8]	MEM_0_MEM_DQ[8]	MEM_DQ[8]	MEM_DQ[8]

**Note:** The presence of an asterisk (\*) in the above table indicates an ECC byte location.

### 3.1.3.3. LPDDR5 Pin Placement

**Table 6. LPDDR5 Pin Placement**

Lane Number	Pin Index	x32	2 Channel x16
BL7	95	MEM_DQ[31]	MEM_1_MEM_DQ[15]
	94	MEM_DQ[30]	MEM_1_MEM_DQ[14]
	93	MEM_DQ[29]	MEM_1_MEM_DQ[13]
	92	MEM_DQ[28]	MEM_1_MEM_DQ[12]
	91		
	90	MEM_DMI[3]	MEM_1_MEM_DMI[1]
	89	MEM_RDQS_C[3]	MEM_1_MEM_RDQS_C[1]
	88	MEM_RDQS_T[3]	MEM_1_MEM_RDQS_T[1]
	87	MEM_DQ[27]	MEM_1_MEM_DQ[11]
	86	MEM_DQ[26]	MEM_1_MEM_DQ[10]
	85	MEM_DQ[25]	MEM_1_MEM_DQ[9]
BL6	84	MEM_DQ[24]	MEM_1_MEM_DQ[8]
	83	MEM_DQ[23]	MEM_1_MEM_DQ[7]
	82	MEM_DQ[22]	MEM_1_MEM_DQ[6]
	81	MEM_DQ[21]	MEM_1_MEM_DQ[5]
	80	MEM_DQ[20]	MEM_1_MEM_DQ[4]
	79		
	78	MEM_DMI[2]	MEM_1_MEM_DMI[0]
	77	MEM_RDQS_C[2]	MEM_1_MEM_RDQS_C[0]

*continued...*

Lane Number	Pin Index	x32	2 Channel x16
	76	MEM_RDQS_T[2]	MEM_1_MEM_RDQS_T[0]
	75	MEM_DQ[19]	MEM_1_MEM_DQ[3]
	74	MEM_DQ[18]	MEM_1_MEM_DQ[2]
	73	MEM_DQ[17]	MEM_1_MEM_DQ[1]
	72	MEM_DQ[16]	MEM_1_MEM_DQ[0]
BL5	71		
	70		
	69		
	68		MEM_1_MEM_CS[1]
	67		MEM_1_CK_C
	66		MEM_1_CK_T
	65		MEM_1_MEM_CS[0]
	64		MEM_1_MEM_CA[6]
	63		MEM_1_RESET_N
	62		OCT_1_OCT_RZQIN
	61		
	60		
BL4	59		Differential "NSide" Reference Clock Input Site
	58		Differential "PSide" Reference Clock Input Site
	57		MEM_1_MEM_CA[5]
	56		MEM_1_MEM_CA[4]
	55		MEM_1_MEM_WCK_C[1]
	54		MEM_1_MEM_WCK_T[1]
	53		MEM_1_MEM_WCK_C[0]
	52		MEM_1_MEM_WCK_T[0]
	51		MEM_1_MEM_CA[3]
	50		MEM_1_MEM_CA[2]
	49		MEM_1_MEM_CA[1]
	48		MEM_1_MEM_CA[0]
BL3	47		
	46		
	45		
	44	MEM_CS[1]	MEM_0_MEM_CS[1]
	43	MEM_CK_C	MEM_0_CK_C
	42	MEM_CK_T	MEM_0_CK_T
continued...			

Lane Number	Pin Index	x32	2 Channel x16
	41	MEM_CS[0]	MEM_0_MEM_CS[0]
	40	MEM_CA[6]	MEM_0_MEM_CA[6]
	39	MEM_RESET_N	MEM_0_RESET_N
	38	RZQ Site	OCT_0_OCT_RZQIN
	37		
	36		
BL2	35	Differential "N-Side" Reference Clock Input Site	Differential "NSide" Reference Clock Input Site
	34	Differential "P-Side" Reference Clock Input Site	Differential "PSide" Reference Clock Input Site
	33	MEM_CA[5]	MEM_0_MEM_CA[5]
	32	MEM_CA[4]	MEM_0_MEM_CA[4]
	31	MEM_WCK_C[1]	MEM_0_MEM_WCK_C[1]
	30	MEM_WCK_T[1]	MEM_0_MEM_WCK_T[1]
	29	MEM_WCK_C[0]	MEM_0_MEM_WCK_C[0]
	28	MEM_WCK_T[0]	MEM_0_MEM_WCK_T[0]
	27	MEM_CA[3]	MEM_0_MEM_CA[3]
	26	MEM_CA[2]	MEM_0_MEM_CA[2]
	25	MEM_CA[1]	MEM_0_MEM_CA[1]
	24	MEM_CA[0]	MEM_0_MEM_CA[0]
BL1	23	MEM_DQ[15]	MEM_0_MEM_DQ[15]
	22	MEM_DQ[14]	MEM_0_MEM_DQ[14]
	21	MEM_DQ[13]	MEM_0_MEM_DQ[13]
	20	MEM_DQ[12]	MEM_0_MEM_DQ[12]
	19		
	18	MEM_DMI[1]	MEM_0_MEM_DMI[1]
	17	MEM_RDQS_C[1]	MEM_0_MEM_RDQS_C[1]
	16	MEM_RDQS_T[1]	MEM_0_MEM_RDQS_T[1]
	15	MEM_DQ[11]	MEM_0_MEM_DQ[11]
	14	MEM_DQ[10]	MEM_0_MEM_DQ[10]
	13	MEM_DQ[9]	MEM_0_MEM_DQ[9]
	12	MEM_DQ[8]	MEM_0_MEM_DQ[8]
BL0	11	MEM_DQ[7]	MEM_0_MEM_DQ[7]
	10	MEM_DQ[6]	MEM_0_MEM_DQ[6]
	9	MEM_DQ[5]	MEM_0_MEM_DQ[5]
	8	MEM_DQ[4]	MEM_0_MEM_DQ[4]
	7		
continued...			

Lane Number	Pin Index	x32	2 Channel x16
	6	MEM_DMI[0]	MEM_0_MEM_DMI[0]
	5	MEM_RDQS_C[0]	MEM_0_MEM_RDQS_C[0]
	4	MEM_RDQS_T[0]	MEM_0_MEM_RDQS_T[0]
	3	MEM_DQ[3]	MEM_0_MEM_DQ[3]
	2	MEM_DQ[2]	MEM_0_MEM_DQ[2]
	1	MEM_DQ[1]	MEM_0_MEM_DQ[1]
	0	MEM_DQ[0]	MEM_0_MEM_DQ[0]

### 3.1.3.4. I/O Sub-Bank Usage

The pins in an I/O bank can serve as address and command pins, data pins, or clock and strobe pins for an external memory interface.

A given sub-bank cannot be shared between multiple EMIFs.

All the sub-banks are capable of functioning as the address and command bank.

### 3.1.4. Intel Agilex 7 M-Series EMIF Architecture: I/O Lane

An I/O bank contains two sub-banks. Each sub-bank contains 48 I/O pins, organized into four I/O lanes of 12 pins each. You can identify where a pin is located within an I/O bank based on its `Index` within I/O Bank in the device pinout.

**Table 8. Pin Index Mapping**

Pin Index	Lane	Sub-bank Location
0-11	0	Bottom
12-23	1	
24-35	2	
36-47	3	
48-59	4	Top
60-71	5	
72-83	6	
84-95	7	

Each I/O lane can implement one x8/x9 read capture group (DQS group), with two pins functioning as the read capture clock/strobe pair (DQS/DQS#), and up to 10 pins functioning as data pins (DQ and DM pins). To implement a x18 group, you can use multiple lanes within the same sub-bank.

It is also possible to implement a pair of x4 groups in a lane. In this case, four pins function as clock/strobe pair, and 8 pins function as data pins. DM is not available for x4 groups. There must be an even number of x4 groups for each interface.


For x4 groups, you must place DQS0 and DQS1 in the same I/O lane as a pair. Similarly, DQS2 and DQS3 must be paired. In general, DQS(x) and DQS(x+1) must be paired in the same I/O lane.

For DQ and DQS pin assignments for various configurations, refer to the Intel Agilex 7 M-Series device pin tables.


**Table 9. Lanes Used Per DQS Group**

Group Size	Number of Lanes Used	Maximum Number of Data Pins per Group
x8 / x9	1	10
x18	2	22
pair of x4	1	4 per group, 8 per lane


**Figure 4. x4 Group**



**Figure 5. x8 Group**



**Figure 6. x18 Group**



### 3.1.5. Intel Agilex 7 M-Series EMIF Architecture: Input DQS Clock Tree

The input DQS clock tree is a balanced clock network that distributes the read capture clock (such as QK/QK# which are free-running read clocks) and strobe (such as DQS\_T/DQS\_C) from the external memory device to the read capture registers inside the I/Os.

You can configure an input DQS clock tree in x4 mode, x8/x9 mode, or x18 mode.

Within every bank, only certain physical pins at specific locations can drive the input DQS clock trees. The pin locations that can drive the input DQS clock trees vary, depending on the size of the group.

**Table 10. Pins Usable as Read Capture Clock / Strobe Pair**

Group Size	Index of Lanes Spanned by Clock Tree <sup>1</sup>	Sub-Bank	Index of Pins Usable as Read Capture Clock / Strobe Pair	
			DQS_T	DQS_C
x4	0A	Bottom	4	5
x4	0B		6	7
x4	1A		16	17
x4	1B		18	19
x4	2A		28	29
x4	2B		30	31
x4	3A		40	41
x4	3B		42	43
x8 / x9	0		4	5
x8 / x9	1		16	17
x8 / x9	2		28	29
continued...				



Group Size	Index of Lanes Spanned by Clock Tree <sup>1</sup>	Sub-Bank	Index of Pins Usable as Read Capture Clock / Strobe Pair	
			DQS_T	DQS_C
x8 / x9	3	Top	40	41
x18	0, 1		4	5
x18	2, 3		28	29
x4	0A		52	53
x4	0B		54	55
x4	1A		64	65
x4	1B		66	67
x4	2A		76	77
x4	2B		78	79
x4	3A		88	89
x4	3B		90	91
x8 / x9	0		52	53
x8 / x9	1		64	65
x8 / x9	2		76	77
x8 / x9	3		88	89
x18	0,1		52	53
x18	2,3		76	77

*Note: <sup>1</sup> A and B refer to the two nibbles within the lane.*

### 3.1.6. Intel Agilex 7 M-Series EMIF Architecture: PHY Clock Tree

Dedicated high-speed clock networks drive I/Os in the Intel Agilex 7 M-Series EMIF.

The relatively short span of the PHY clock trees results in low jitter and low duty-cycle distortion, maximizing the data valid window.

The PHY clock tree in Intel Agilex 7 M-Series devices can run as fast as 1.6 GHz. All Intel Agilex 7 M-Series external memory interfaces use the PHY clock trees.

### 3.1.7. Intel Agilex 7 M-Series EMIF Architecture: PLL Reference Clock Networks

Each sub-bank includes an I/O bank I/O PLL that can drive the PHY clock trees of that bank, through dedicated connections. In addition to supporting EMIF-specific functions, the I/O bank I/O PLLs can also serve as general-purpose PLLs for user logic.


The PLL reference clock must be constrained to the address and command sub-bank only.

Intel Agilex 7 M-Series external memory interfaces that span multiple banks use the PLL in each bank. The Intel Agilex 7 M-Series architecture allows for relatively short PHY clock networks, reducing jitter and duty-cycle distortion.

The following mechanisms ensure that the clock outputs of individual I/O bank I/O PLLs in a multi-bank interface remain in phase:

- A single PLL reference clock source feeds all I/O bank I/O PLLs. The reference clock signal reaches the PLLs by a balanced PLL reference clock tree. The Intel Quartus Prime software automatically configures the PLL reference clock tree so that it spans the correct number of banks. This clock must be free-running and stable prior to FPGA configuration.
- The EMIF IP sets the PLL configuration (counter settings, bandwidth settings, compensation and feedback mode setting) values appropriately to maintain synchronization among the clock dividers across the PLLs. This requirement restricts the legal PLL reference clock frequencies for a given memory interface frequency and clock rate. If you plan to use an on-board oscillator, you must ensure that its frequency matches the PLL reference clock frequency that you select from the displayed list.

**Figure 7. PLL Balanced Reference Clock Tree**




### 3.1.8. Intel Agilex 7 M-Series EMIF Architecture: Clock Phase Alignment


In Intel Agilex 7 M-Series external memory interfaces, a global clock network clocks registers inside the FPGA core, and the PHY clock network clocks registers inside the FPGA periphery. Clock phase alignment circuitry employs negative feedback to dynamically adjust the phase of the core clock signal to match the phase of the PHY clock signal.

The clock phase alignment feature effectively eliminates the clock skew effect in all transfers between the core and the periphery, facilitating timing closure. All Intel Agilex 7 M-Series external memory interfaces employ clock phase alignment circuitry.

**Figure 8. Clock Phase Alignment Illustration**



**Figure 9. Effect of Clock Phase Alignment**




## 3.2. Intel Agilex 7 M-Series EMIF Sequencer

The Intel Agilex 7 M-Series EMIF sequencer is fully hardened in silicon, with executable code to handle protocols and topologies. Hardened RAM contains the calibration algorithm.

The Intel Agilex 7 M-Series EMIF sequencer is responsible for the following operations:

- Initializes memory devices.
- Calibrates the external memory interface.
- Governs the hand-off of control to the memory controller.
- Handles recalibration requests and debug requests.
- Handles all supported protocols and configurations.

**Figure 10. Intel Agilex 7 M-Series EMIF Sequencer Operation**



### 3.2.1. Intel Agilex 7 M-Series Mailbox Structure and Register Definitions

The mailbox is a software structure that the calibration subsystem manager (SSM) polls periodically.

All accesses to the mailbox should align to 32-bit boundaries, with no byte masking support. The following tables show the mailbox structure and the calibration status register definition.

**Table 11. Mailbox Structure**

Register Name	Byte Offset	Width (bits)	Access	Description
STATUS	1024	32	RO	[Output] Status Register "At a Glance" status register. This field is automatically updated by the Calibration I/O SSM and no explicit operation is required to trigger an update.
Reserved				
CMD_PARAM_6	1056	32	RW	[Input] This register specifies the seventh parameter (if applicable) for the requested command.
CMD_PARAM_5	1060	32	RW	[Input] This register specifies the sixth parameter (if applicable) for the requested command.
continued...				

Register Name	Byte Offset	Width (bits)	Access	Description
CMD_PARAM_4	1064	32	RW	<i>[Input]</i> This register specifies the fifth parameter (if applicable) for the requested command.
CMD_PARAM_3	1068	32	RW	<i>[Input]</i> This register specifies the fourth parameter (if applicable) for the requested command.
CMD_PARAM_2	1072	32	RW	<i>[Input]</i> This register specifies the third parameter (if applicable) for the requested command.
CMD_PARAM_1	1076	32	RW	<i>[Input]</i> This register specifies the second parameter (if applicable) for the requested command.
CMD_PARAM_0	1080	32	RW	<i>[Input]</i> This register specifies the first parameter (if applicable) for the requested command.
CMD_REQ	1084	32	RW	<i>[Input]</i> This register specifies the command to be performed and the target IP type and identifier.
Reserved				
CMD_RESPONSE_DATA_2	1104	32	RO	<i>[Output]</i> For commands that return up to 3.5x 32-bit values, CMD_RESPONSE_DATA 0/1/2, and/or CMD_RESPONSE_DATA_SHORT fields contain the requested response data.
CMD_RESPONSE_DATA_1	1108	32	RO	<i>[Output]</i> This register can contain two types of values depending on the requested operation. For commands that return up to 3.5x 32-bit values, CMD_RESPONSE_DATA 0/1/2, and/or CMD_RESPONSE_DATA_SHORT fields contain the requested response data. For commands that return more data, this register specifies a pointer to a data buffer within the 4K User. It is a byte offset relative to the start of the 4Kbyte RAM. Users should not assume that this offset value remains static as the value of this pointer offset may change depending on the requested operation.
CMD_RESPONSE_DATA_0	1112	32	RO	<i>[Output]</i> This register can contain two types of values depending on the requested operation. For commands that return up to 3.5x 32-bit values, CMD_RESPONSE_DATA 0/1/2, and/or CMD_RESPONSE_DATA_SHORT fields contain the requested response data. For commands that return more data, this value contains the size of the returned data structure in bytes. The location of the data buffer is specified in CMD_RESPONSE_DATA_1.
CMD_RESPONSE_STATUS	1116	32	RW	<i>[Output]</i> Command Interface status Captures the current state of the Mailbox's Command Interface (e.g., Is the response data ready for the user?). CMD_RESPONSE_DATA_SHORT field in this register can be used for 16-bit response data.

**Table 12. Calibration Status register**

Bit	Name	Description	Access	Reset
[31:3]	Reserved			
[2]	STATUS_CAL_BUSY	Indicates calibration busy status of any external memory interfaces in the IO96: '1' - One or more EMIF instances are busy with calibration. '0' - No EMIF instances are busy with calibration.	RO	0x0
[1]	STATUS_CAL_FAIL	Indicates calibration failure status of any external memory interfaces in the IO96: '1' - One or more EMIF instances have failed to calibrate successfully. '0' - No calibration failures have been reported for any of the EMIFs.	RO	0x0
[0]	STATUS_CAL_SUCCESS	Indicates final calibration status of all interfaces in the IO96: '1' All EMIF instances within the IO96 have calibrated successfully. '0' One or more EMIF instances in the IO96 have either failed to calibrate or have not completed calibration yet.	RO	0x0

## 3.3. Intel Agilex 7 M-Series EMIF Controller

### 3.3.1. Hard Memory Controller

The Intel Agilex 7 M-Series hard memory controller is designed for high speed, high performance, high flexibility, and area efficiency. The Intel Agilex 7M-Series hard memory controller supports the DDR4, DDR5, and LPDDR5 memory standards.

The hard memory controller implements efficient pipelining techniques and advanced dynamic command and data reordering algorithms to improve bandwidth usage and reduce latency, providing a high-performance solution.

The hard memory controller consists of the following logic blocks:

- Core and PHY interfaces
- Main control path
- Data buffer controller
- Read and write data buffers

The controller user interface uses the AXI4 protocol. The controller communicates to the PHY using the DDR PHY Interface (DFI).

#### 3.3.1.1. Hard Memory Controller Features

**Table 13. Features of the Intel Agilex 7 M-Series Hard Memory Controller**

Feature	Description
Memory standards support	Supports DDR4, DDR5, and LPDDR5 SDRAM.
Memory devices support	Supports the following memory devices: <ul style="list-style-type: none"> <li>Discrete (DDR4, DDR5, LPDDR5)</li> <li>UDIMM (DDR5)</li> <li>SODIMM (DDR5)</li> </ul>
Interface protocols support	<ul style="list-style-type: none"> <li>Supports the AXI4 interface.</li> </ul>
Configurable memory interface width	<ul style="list-style-type: none"> <li>DDR4 supports DQ widths: 16, 32, 40</li> <li>DDR5 supports DQ widths: 16 (1ch/2ch), 32 (1ch/2ch)</li> <li>LPDDR5 supports DQ widths: 16 (1ch/2ch), 32 (1ch)</li> </ul>
Maximum rank support	2 ranks with single slot.
Burst length support	<ul style="list-style-type: none"> <li>DDR4: BL8</li> <li>DDR5: BL16</li> <li>LPDDR5: BL16</li> </ul>
Efficiency optimization features	<ul style="list-style-type: none"> <li>Open-page policy—by default, opens page on every access. However, the controller intelligently closes a row based on incoming traffic, which improves the efficiency of the controller especially for random traffic.</li> <li>Pre-emptive bank management—the controller issues bank management commands early, which ensures that the required row is open when the read or write occurs.</li> <li>Data reordering—the controller reorders read/write commands.</li> <li>Additive latency—the controller can issue a READ/WRITE command after the ACTIVATE command to the memory bank prior to <math>t_{RCD}</math>, which increases the command efficiency.</li> </ul>
Starvation counter	Ensures all requests are served before a predefined time-out period, which ensures that low priority access are not left behind while reordering data for efficiency.
Bank interleaving	Able to issue read or write commands continuously to "random" addresses. You must correctly cycle the bank addresses.
On-die termination	In DDR4, the controller controls the on-die termination signal for the memory. This feature improves signal integrity and simplifies your board design.
Refresh features	<ul style="list-style-type: none"> <li>User-controlled refresh timing—optionally, you can control when refreshes occur and this allows you to prevent important read or write operations from clashing with the refresh lock-out time.</li> <li>Per-rank refresh—allows refresh for each individual rank.</li> <li>Controller-controlled refresh.</li> </ul>
<b>continued...</b>	

Feature	Description
Power saving features	<ul style="list-style-type: none"> <li>Low power modes (power down and self-refresh)—optionally, you can request the controller to put the memory into one of the two low power states.</li> <li>Automatic power down—puts the memory device in power down mode when the controller is idle. You can configure the idle waiting time.</li> <li>Memory clock gating.</li> </ul>
Memory features	<ul style="list-style-type: none"> <li>Bank group support—supports different timing parameters for between bank groups.</li> <li>Command/Address parity—command and address bus parity check.</li> </ul>
User ZQ calibration	Long or short ZQ calibration request for DDR4.



## 4. Intel Agilex 7 M-Series FPGA EMIF IP – End-User Signals

The following sections describe each of the interfaces and their signals, by protocol, for the Intel Agilex 7 M-Series EMIF IP.

### 4.1. Intel Agilex 7 M-Series EMIF IP for DDR4 Interfaces

The interfaces in the Intel Agilex 7 M-Series EMIF IP each have signals that can be connected in the Platform Designer. The following table lists the interfaces and corresponding interface types.

**Table 14. Interfaces for EMIF IP**

Interface Name	Interface Type	Description
ref_clk	clock	PLL reference clock input
core_init_n	reset	An input to indicate that core configuration is complete
usr_async_clk	clock	User clock interface
usr_clk	clock	User clock interface
usr_rst_n	reset	User clock domain reset interface
s0_axi4	axi4	Fabric (i.e. NOC-bypass) interface to controller
mem	conduit	Interface between FPGA and external memory
oct	conduit	On-Chip Termination (OCT) interface
s0_axil_clk	clock	Axilite clock interface
s0_axil_rst_n	reset	Axilite reset interface
s0_axil	axi4lite	Fabric (i.e. NOC-bypass) axilite interface to the IOSSM, including the EMIF mailbox and the calbus bridge

#### 4.1.1. ref\_clk for EMIF

PLL reference clock input

**Table 15. Interface: ref\_clk**

Interface type: clock

Port Name	Direction	Description
ref_clk	input	PLL reference clock input

### 4.1.2. core\_init\_n for EMIF

An input to indicate that core configuration is complete

**Table 16. Interface: core\_init\_n**

Interface type: reset

Port Name	Direction	Description
core_init_n	input	Core init signal going into EMIF. Used to generate the reset signal on the core-EMIF interface in fabric modes.

### 4.1.3. usr\_async\_clk for EMIF

User clock interface

**Table 17. Interface: usr\_async\_clk**

Interface type: clock

Port Name	Direction	Description
usr_async_clk	input	User clock

### 4.1.4. usr\_clk for EMIF

User clock interface

**Table 18. Interface: usr\_clk**

Interface type: clock

Port Name	Direction	Description
usr_clk	input	User clock

### 4.1.5. usr\_rst\_n for EMIF

User clock domain reset interface

**Table 19. Interface: usr\_rst\_n**

Interface type: reset

Port Name	Direction	Description
usr_rst_n	output	User reset

### 4.1.6. s0\_axi4 for EMIF

Fabric (i.e. NOC-bypass) interface to controller

**Table 20. Interface: s0\_axi4**

Interface type: axi4

Port Name	Direction	Description
s0_axi4_araddr	input	Read Address
s0_axi4_arburst	input	Read Burst Type
s0_axi4_arid	input	Read Write Address ID
s0_axi4_arlen	input	Read Burst Length
s0_axi4_arlock	input	Read Lock Type
s0_axi4_arqos	input	Read Quality of Service
s0_axi4_arsize	input	Read Burst Size
s0_axi4_arvalid	input	Read Address Valid
s0_axi4_aruser	input	Read Address User Signal
s0_axi4_arprot	input	Read Protection Type
s0_axi4_awaddr	input	Write Address
s0_axi4_awburst	input	Write Burst Type
s0_axi4_awid	input	Write Address ID
s0_axi4_awlen	input	Write Burst Length
s0_axi4_awlock	input	Write Lock Type
s0_axi4_awqos	input	Write Quality of Service
s0_axi4_awsiz	input	Write Burst Size
s0_axi4_awvalid	input	Write Address Valid
s0_axi4_awuser	input	Write Address User Signal
s0_axi4_awprot	input	Write Protection Type
s0_axi4_bready	input	Response Ready
s0_axi4_rready	input	Read Ready
s0_axi4_wdata	input	Write Data
s0_axi4_wstrb	input	Write Strobes
s0_axi4_wlast	input	Write Last
s0_axi4_wvalid	input	Write Valid
s0_axi4_wuser	input	Write User Signal
s0_axi4_ruser	output	Ready User Signal
s0_axi4_arready	output	Read Address Ready
s0_axi4_awready	output	Write Address Ready
s0_axi4_bid	output	Response ID
s0_axi4_bresp	output	Write Response
s0_axi4_bvalid	output	Write Response Valid
s0_axi4_rdata	output	Read Data

*continued...*

Port Name	Direction	Description
s0_axi4_rid	output	Read ID
s0_axi4_rlast	output	Read Last
s0_axi4_rresp	output	Read Response
s0_axi4_rvalid	output	Read Valid
s0_axi4_wready	output	Write Ready

#### 4.1.7. mem for EMIF

Interface between FPGA and external memory

**Table 21. Interface: mem**

Interface type: conduit

Port Name	Direction	Description
mem_ck_t	output	CK Clock (true)
mem_ck_c	output	CK Clock (complement)
mem_cke	output	Clock Enable
mem_odt	output	On-Die Termination
mem_cs_n	output	Chip Select
mem_c	output	Chip ID
mem_a	output	Address
mem_ba	output	Bank Address
mem_bg	output	Bank Group
mem_act_n	output	Activation Command
mem_par	output	Command/Address Parity (to DDR4 device)
mem_alert_n	input	Indicates an Address Parity and/or Write CRC Error
mem_reset_n	output	Asynchronous Reset
mem_dq	bidir	Data (read/write)
mem_dqs_t	bidir	Data Strobe (true)
mem_dqs_c	bidir	Data Strobe (complement)
mem_dbi_n	bidir	Acts as either the data bus inversion pin, or the data mask pin, depending on the configuration and whether it's a read or write transaction

#### 4.1.8. oct for EMIF

On-Chip Termination (OCT) interface

**Table 22. Interface: oct**

Interface type: conduit

Port Name	Direction	Description
oct_rzqin	input	Calibrated On-Chip Termination (OCT) input pin

#### 4.1.9. s0\_axil\_clk for EMIF

Axilite clock interface

**Table 23. Interface: s0\_axil\_clk**

Interface type: clock

Port Name	Direction	Description
s0_axil_clk	input	Axilite clock

#### 4.1.10. s0\_axil\_rst\_n for EMIF

Axilite reset interface

**Table 24. Interface: s0\_axil\_rst\_n**

Interface type: reset

Port Name	Direction	Description
s0_axil_rst_n	input	Axilite reset

#### 4.1.11. s0\_axil for EMIF

Fabric (i.e. NOC-bypass) axilite interface to the IOSSM, including the EMIF mailbox and the calbus bridge

**Table 25. Interface: s0\_axil**

Interface type: axi4lite

Port Name	Direction	Description
s0_axil_awaddr	input	Write Address
s0_axil_awvalid	input	Write Address Valid
s0_axil_awready	output	Write Address Ready
s0_axil_wdata	input	Write Data
s0_axil_wstrb	input	Write Strobes
s0_axil_wvalid	input	Write Valid
s0_axil_wready	output	Write Ready
s0_axil_bresp	output	Write Response
s0_axil_bvalid	output	Write Response Valid
s0_axil_bready	input	Response Ready
<i>continued...</i>		

Port Name	Direction	Description
s0_axil_araddr	input	Read Address
s0_axil_arvalid	input	Read Address Valid
s0_axil_arready	output	Read Address Ready
s0_axil_rdata	output	Read Data
s0_axil_rresp	output	Read Response
s0_axil_rvalid	output	Read Valid
s0_axil_rready	input	Read Ready
s0_axil_awprot	input	Write Protection Type
s0_axil_arprot	input	Read Protection Type

## 4.2. Intel Agilex 7 M-Series EMIF IP for DDR5 Interfaces

The interfaces in the Intel Agilex 7 M-Series EMIF IP each have signals that can be connected in the Platform Designer. The following table lists the interfaces and corresponding interface types.

**Table 26. Interfaces for EMIF IP**

Interface Name	Interface Type	Description
ref_clk	clock	PLL reference clock input
core_init_n	reset	An input to indicate that core configuration is complete
usr_async_clk	clock	User clock interface
usr_clk	clock	User clock interface
usr_rst_n	reset	User clock domain reset interface
s0_axi4	axi4	Fabric (i.e. NOC-bypass) interface to controller
mem	conduit	Interface between FPGA and external memory
oct	conduit	On-Chip Termination (OCT) interface
s0_axil_clk	clock	Axilite clock interface
s0_axil_rst_n	reset	Axilite reset interface
s0_axil	axi4lite	Fabric (i.e. NOC-bypass) axilite interface to the IOSSM, including the EMIF mailbox and the calbus bridge

### 4.2.1. ref\_clk for EMIF

PLL reference clock input

**Table 27. Interface: ref\_clk**

Interface type: clock

Port Name	Direction	Description
ref_clk	input	PLL reference clock input

### 4.2.2. core\_init\_n for EMIF

An input to indicate that core configuration is complete

**Table 28. Interface: core\_init\_n**

Interface type: reset

Port Name	Direction	Description
core_init_n	input	Core init signal going into EMIF. Used to generate the reset signal on the core-EMIF interface in fabric modes.

### 4.2.3. usr\_async\_clk for EMIF

User clock interface

**Table 29. Interface: usr\_async\_clk**

Interface type: clock

Port Name	Direction	Description
usr_async_clk	input	User clock

### 4.2.4. usr\_clk for EMIF

User clock interface

**Table 30. Interface: usr\_clk**

Interface type: clock

Port Name	Direction	Description
usr_clk	input	User clock

### 4.2.5. usr\_rst\_n for EMIF

User clock domain reset interface

**Table 31. Interface: usr\_rst\_n**

Interface type: reset

Port Name	Direction	Description
usr_rst_n	output	User reset

### 4.2.6. s0\_axi4 for EMIF

Fabric (i.e. NOC-bypass) interface to controller

**Table 32. Interface: s0\_axi4**

Interface type: axi4

Port Name	Direction	Description
s0_axi4_araddr	input	Read Address
s0_axi4_arburst	input	Read Burst Type
s0_axi4_arid	input	Read Write Address ID
s0_axi4_arlen	input	Read Burst Length
s0_axi4_arlock	input	Read Lock Type
s0_axi4_arqos	input	Read Quality of Service
s0_axi4_arsize	input	Read Burst Size
s0_axi4_arvalid	input	Read Address Valid
s0_axi4_aruser	input	Read Address User Signal
s0_axi4_arprot	input	Read Protection Type
s0_axi4_awaddr	input	Write Address
s0_axi4_awburst	input	Write Burst Type
s0_axi4_awid	input	Write Address ID
s0_axi4_awlen	input	Write Burst Length
s0_axi4_awlock	input	Write Lock Type
s0_axi4_awqos	input	Write Quality of Service
s0_axi4_awsiz	input	Write Burst Size
s0_axi4_awvalid	input	Write Address Valid
s0_axi4_awuser	input	Write Address User Signal
s0_axi4_awprot	input	Write Protection Type
s0_axi4_bready	input	Response Ready
s0_axi4_rready	input	Read Ready
s0_axi4_wdata	input	Write Data
s0_axi4_wstrb	input	Write Strobes
s0_axi4_wlast	input	Write Last
s0_axi4_wvalid	input	Write Valid
s0_axi4_wuser	input	Write User Signal
s0_axi4_ruser	output	Ready User Signal
s0_axi4_arready	output	Read Address Ready
s0_axi4_awready	output	Write Address Ready
s0_axi4_bid	output	Response ID
s0_axi4_bresp	output	Write Response
s0_axi4_bvalid	output	Write Response Valid
s0_axi4_rdata	output	Read Data

continued...



Port Name	Direction	Description
s0_axi4_rid	output	Read ID
s0_axi4_rlast	output	Read Last
s0_axi4_rresp	output	Read Response
s0_axi4_rvalid	output	Read Valid
s0_axi4_wready	output	Write Ready

#### 4.2.7. mem for EMIF

Interface between FPGA and external memory

**Table 33. Interface: mem**

Interface type: conduit

Port Name	Direction	Description
mem_ck_t	output	CK Clock (true)
mem_ck_c	output	CK Clock (complement)
mem_reset_n	output	Asynchronous Reset
mem_cs_n	output	Chip Select
mem_ca	output	Command/Address Bus
mem_par	output	Command/Address Parity
mem_dq	bidir	Data (read/write)
mem_dqs_t	bidir	Data Strobe (true)
mem_dqs_c	bidir	Data Strobe (complement)
mem_dm_n	output	Data Mask
mem_alert_n	input	Indicates Write CRC Error

#### 4.2.8. oct for EMIF

On-Chip Termination (OCT) interface

**Table 34. Interface: oct**

Interface type: conduit

Port Name	Direction	Description
oct_rzqin	input	Calibrated On-Chip Termination (OCT) input pin

#### 4.2.9. s0\_axil\_clk for EMIF

Axilite clock interface

**Table 35. Interface: s0\_axil\_clk**

Interface type: clock

Port Name	Direction	Description
s0_axil_clk	input	Axilite clock

#### 4.2.10. s0\_axil\_rst\_n for EMIF

Axilite reset interface

**Table 36. Interface: s0\_axil\_rst\_n**

Interface type: reset

Port Name	Direction	Description
s0_axil_rst_n	input	Axilite reset

#### 4.2.11. s0\_axil for EMIF

Fabric (i.e. NOC-bypass) axilite interface to the IOSSM, including the EMIF mailbox and the calbus bridge

**Table 37. Interface: s0\_axil**

Interface type: axi4lite

Port Name	Direction	Description
s0_axil_awaddr	input	Write Address
s0_axil_awvalid	input	Write Address Valid
s0_axil_awready	output	Write Address Ready
s0_axil_wdata	input	Write Data
s0_axil_wstrb	input	Write Strobes
s0_axil_wvalid	input	Write Valid
s0_axil_wready	output	Write Ready
s0_axil_bresp	output	Write Response
s0_axil_bvalid	output	Write Response Valid
s0_axil_bready	input	Response Ready
s0_axil_araddr	input	Read Address
s0_axil_arvalid	input	Read Address Valid
s0_axil_arready	output	Read Address Ready
s0_axil_rdata	output	Read Data
s0_axil_rresp	output	Read Response
s0_axil_rvalid	output	Read Valid
s0_axil_rready	input	Read Ready
s0_axil_awprot	input	Write Protection Type
s0_axil_arprot	input	Read Protection Type

### 4.3. Intel Agilex 7 M-Series EMIF IP for LPDDR5 Interfaces

The interfaces in the Intel Agilex 7 M-Series EMIF IP each have signals that can be connected in the Platform Designer. The following table lists the interfaces and corresponding interface types.

**Table 38. Interfaces for EMIF IP**

Interface Name	Interface Type	Description
ref_clk	clock	PLL reference clock input
core_init_n	reset	An input to indicate that core configuration is complete
usr_async_clk	clock	User clock interface
usr_clk	clock	User clock interface
usr_rst_n	reset	User clock domain reset interface
s0_axi4	axi4	Fabric (i.e. NOC-bypass) interface to controller
mem	conduit	Interface between FPGA and external memory
oct	conduit	On-Chip Termination (OCT) interface
s0_axil_clk	clock	Axilite clock interface
s0_axil_rst_n	reset	Axilite reset interface
s0_axil	axi4lite	Fabric (i.e. NOC-bypass) axilite interface to the IOSM, including the EMIF mailbox and the calbus bridge

#### 4.3.1. ref\_clk for EMIF

PLL reference clock input

**Table 39. Interface: ref\_clk**

Interface type: clock

Port Name	Direction	Description
ref_clk	input	PLL reference clock input

#### 4.3.2. core\_init\_n for EMIF

An input to indicate that core configuration is complete

**Table 40. Interface: core\_init\_n**

Interface type: reset

Port Name	Direction	Description
core_init_n	input	Core init signal going into EMIF. Used to generate the reset signal on the core-EMIF interface in fabric modes.

#### 4.3.3. usr\_async\_clk for EMIF

User clock interface

**Table 41. Interface: usr\_async\_clk**

Interface type: clock

Port Name	Direction	Description
usr_async_clk	input	User clock

#### 4.3.4. usr\_clk for EMIF

User clock interface

**Table 42. Interface: usr\_clk**

Interface type: clock

Port Name	Direction	Description
usr_clk	input	User clock

#### 4.3.5. usr\_rst\_n for EMIF

User clock domain reset interface

**Table 43. Interface: usr\_rst\_n**

Interface type: reset

Port Name	Direction	Description
usr_rst_n	output	User reset

#### 4.3.6. s0\_axi4 for EMIF

Fabric (i.e. NOC-bypass) interface to controller

**Table 44. Interface: s0\_axi4**

Interface type: axi4

Port Name	Direction	Description
s0_axi4_araddr	input	Read Address
s0_axi4_arburst	input	Read Burst Type
s0_axi4_arid	input	Read Write Address ID
s0_axi4_arlen	input	Read Burst Length
s0_axi4_arlock	input	Read Lock Type
s0_axi4_arqos	input	Read Quality of Service
s0_axi4_arsize	input	Read Burst Size
s0_axi4_arvalid	input	Read Address Valid
s0_axi4_aruser	input	Read Address User Signal
s0_axi4_arprot	input	Read Protection Type
s0_axi4_awaddr	input	Write Address
continued...		

Port Name	Direction	Description
s0_axi4_awburst	input	Write Burst Type
s0_axi4_awid	input	Write Address ID
s0_axi4_awlen	input	Write Burst Length
s0_axi4_awlock	input	Write Lock Type
s0_axi4_awqos	input	Write Quality of Service
s0_axi4_awsiz	input	Write Burst Size
s0_axi4_awvalid	input	Write Address Valid
s0_axi4_awuser	input	Write Address User Signal
s0_axi4_awprot	input	Write Protection Type
s0_axi4_bready	input	Response Ready
s0_axi4_rready	input	Read Ready
s0_axi4_wdata	input	Write Data
s0_axi4_wstrb	input	Write Strobes
s0_axi4_wlast	input	Write Last
s0_axi4_wvalid	input	Write Valid
s0_axi4_wuser	input	Write User Signal
s0_axi4_ruser	output	Ready User Signal
s0_axi4_arready	output	Read Address Ready
s0_axi4_awsready	output	Write Address Ready
s0_axi4_bid	output	Response ID
s0_axi4_bresp	output	Write Response
s0_axi4_bvalid	output	Write Response Valid
s0_axi4_rdata	output	Read Data
s0_axi4_rid	output	Read ID
s0_axi4_rlast	output	Read Last
s0_axi4_rresp	output	Read Response
s0_axi4_rvalid	output	Read Valid
s0_axi4_wready	output	Write Ready

### 4.3.7. mem for EMIF

Interface between FPGA and external memory

**Table 45. Interface: mem**

Interface type: conduit

Port Name	Direction	Description
mem_ck_t	output	CK Clock (true)
mem_ck_c	output	CK Clock (complement)
mem_reset_n	output	Asynchronous Reset
mem_cs	output	Chip Select
mem_ca	output	Command/Address Bus
mem_dq	bidir	Data (read/write)
mem_wck_t	output	Write Clock (true)
mem_wck_c	output	Write Clock (complement)
mem_rdqs_t	bidir	Read Data Strobe (true)
mem_rdqs_c	bidir	Read Data Strobe (complement)
mem_dmi	bidir	Data Mask/Data Inversion

### 4.3.8. oct for EMIF

On-Chip Termination (OCT) interface

**Table 46. Interface: oct**

Interface type: conduit

Port Name	Direction	Description
oct_rzqin	input	Calibrated On-Chip Termination (OCT) input pin

### 4.3.9. s0\_axil\_clk for EMIF

Axilite clock interface

**Table 47. Interface: s0\_axil\_clk**

Interface type: clock

Port Name	Direction	Description
s0_axil_clk	input	Axilite clock

### 4.3.10. s0\_axil\_rst\_n for EMIF

Axilite reset interface

**Table 48. Interface: s0\_axil\_rst\_n**

Interface type: reset

Port Name	Direction	Description
s0_axil_rst_n	input	Axilite reset

### 4.3.11. s0\_axil for EMIF

Fabric (i.e. NOC-bypass) axilite interface to the IOSSM, including the EMIF mailbox and the calbus bridge

**Table 49. Interface: s0\_axil**

Interface type: axi4lite

Port Name	Direction	Description
s0_axil_awaddr	input	Write Address
s0_axil_awvalid	input	Write Address Valid
s0_axil_awready	output	Write Address Ready
s0_axil_wdata	input	Write Data
s0_axil_wstrb	input	Write Strobes
s0_axil_wvalid	input	Write Valid
s0_axil_wready	output	Write Ready
s0_axil_bresp	output	Write Response
s0_axil_bvalid	output	Write Response Valid
s0_axil_bready	input	Response Ready
s0_axil_araddr	input	Read Address
s0_axil_arvalid	input	Read Address Valid
s0_axil_arready	output	Read Address Ready
s0_axil_rdata	output	Read Data
s0_axil_rresp	output	Read Response
s0_axil_rvalid	output	Read Valid
s0_axil_rready	input	Read Ready
s0_axil_awprot	input	Write Protection Type
s0_axil_arprot	input	Read Protection Type

## 5. Intel Agilex 7 M-Series FPGA EMIF IP – Simulating Memory IP

---

To simulate your design you require the following components:

- A simulator—The simulator must be an Intel-supported Verilog HDL simulator:
  - Siemens EDA\* ModelSim
  - Synopsys\* VCS/VCS-MX
- A design using Intel's External Memory Interface (EMIF) IP
- An example driver or traffic generator (to initiate read and write transactions)
- A testbench and a suitable memory simulation model

The Intel External Memory Interface IP is not compatible with the Platform Designer Testbench System. Instead, use the simulation design example from your generated IP to validate memory interface operation, or as a reference for creating a full simulatable design. The provided simulation design example contains the generated memory interface, a memory model, and a traffic generator. For more information about the EMIF simulation design example, refer to the *External Memory Interfaces Intel Agilex 7 M-Series FPGA IP Design Example User Guide*.

### Memory Simulation Models

There are two types of memory simulation models that you can use:

- Intel-provided generic memory model
- Vendor-specific memory model

The Intel Quartus Prime software generates the generic memory simulation model with the simulation design example. The model adheres to all the memory protocol specifications, and can be parameterized.

Vendor-specific memory models are simulation models for specific memory components from memory vendors such as Micron and Samsung. You can obtain these simulation models from the memory vendor's website.

**Note:** Intel does not provide support for vendor-specific memory models.

### 5.1. Simulation Walkthrough

Simulation is a good way to determine the latency of your system. However, the latency reflected in simulation may be different than the latency found on the board because functional simulation does not take into account board trace delays and different process, voltage, and temperature scenarios.

A given design may display different latency values on different boards, due to differences in board implementation.



The Intel Agilex 7 M-Series EMIF IP supports functional simulation through the design example using the traffic generator IP.

To perform functional simulation for an Intel Agilex 7 M-Series EMIF IP design example, locate the design example files in the design example directory.

You can use the IP functional simulation model with any supported VHDL or Verilog HDL simulator.

After you have generated the memory IP, you can locate multiple file sets for various supported simulations in the `sim/ed_sim` subdirectory. For more information about the EMIF simulation design example, refer to the *External Memory Interfaces Intel Agilex 7 M-Series FPGA IP Design Example User Guide*.

### 5.1.1. Calibration

Calibration occurs shortly after the memory device is initialized, to compensate for uncertainties in the hardware system, including silicon PVT variation, circuit board trace delays, and skewed arrival times. The Intel Agilex 7 M-Series FPGA EMIF IP provides skip calibration mode for simulating the design example.

#### Skip Calibration Mode

In Skip Calibration mode, the calibration processor assumes an ideal hardware environment, where PVT variations, board delays, and trace skews are all zero. Instead of running the actual calibration routine, the calibration processor calculates the expected arrival time of read data based on the memory latency values entered during EMIF IP generation, resulting in reduced simulation time. Skip calibration mode is recommended for use during system development, because it allows you to focus on interacting with the controller and optimizing your memory access patterns, thus facilitating rapid RTL development.

If you enable Skip Calibration Mode, the interface still performs some memory initialization, sending DRAM Mode Register Set (MRS) commands, or commands to program register code words for RDIMM/LRDIMM, before starting normal operation. These initialization commands are necessary to set up the memory model operation and latencies.

### 5.1.2. Simulation Scripts

The Intel Quartus Prime software generates simulation scripts during project generation for several different third party simulation tools—Cadence, Synopsys, and Siemens EDA.

The simulation scripts are located under the `sim/ed_sim` directory, in separate folders named after each supported simulator.

### 5.1.3. Functional Simulation with Verilog HDL

Simulation scripts for the Synopsys and Siemens EDA simulators are provided for you to run the design example.

The simulation scripts are located in the following main folder locations:

Simulation scripts in the simulation folders are located as follows:

- `sim\ed_sim\mentor\msim_setup.tcl`
- `sim\ed_sim\synopsys\vcs\vcs_setup.sh`
- `sim\ed_sim\synopsys\vcsmx\vcsmx_setup.sh`

For more information about simulating Verilog HDL or VHDL designs using command lines, refer to the *Questa - Intel FPGA Edition, ModelSim, and QuestaSim Simulator Support* chapter in the [Intel Quartus Prime Pro Edition User Guide, Third-party Simulation](#).

#### 5.1.4. Simulating the Design Example

This topic describes how to simulate the design example in Synopsys, and Siemens EDA simulators.

To simulate the example design in the Intel Quartus Prime software using the Synopsys simulator, follow these steps:

1. At the Linux\* shell command prompt, change directory to `sim\ed_sim\synopsys\vcsmx`
2. Run the simulation by typing the following command at the command prompt:

```
sh vcsmx_setup.sh
```

To simulate the example design in the Intel Quartus Prime software using the Siemens EDA simulator, follow these steps:

1. At the Linux or Windows shell command prompt, change directory to `sim\ed_sim\mentor`
2. Execute the **msim\_setup.tcl** script that automatically compiles and runs the simulation by typing the following command at the Linux or Windows command prompt:

```
vsim -do msim_setup.tcl
```

or

Type the following command at the command prompt:

```
do msim_setup.tcl
```

3. Type the command **ld\_debug**. When this command completes, you can select the desired signal into the waveform.
4. Type **run-all** to run the simulation.

For more information about simulating the external memory interface using the Siemens EDA simulator, refer to the *Simulating External Memory Interface IP With ModelSim* chapter in the *External Memory Interfaces Intel Agilex 7 M-Series FPGA IP Design Example User Guide*.

**Note:** Intel does not provide the `run.do` file for the example design with the EMIF interface.



For more information about simulation, refer to the *Intel Quartus Prime Pro Edition User Guide, Third-party Simulation*.

If your Intel Quartus Prime project appears to be configured correctly but the example testbench still fails, check the known issues on the Intel FPGA Knowledge Base before filing a service request.

## 6. Intel Agilex 7 M-Series FPGA EMIF IP – DDR4 Support

This chapter contains IP parameter descriptions, pin planning information, and board design guidelines for Intel Agilex 7 M-Series FPGA external memory interface IP for DDR4.

### 6.1. Intel Agilex 7 M-Series FPGA EMIF IP Parameters for DDR4

The following topics describe the parameters available on each tab of the IP parameter editor, which you can use to configure your IP.

Each parameter with an adjacent checkbox can be auto-computed. The checkbox to the left of the parameter controls whether its value is auto-computed (true) or set manually (false). If there is no checkbox to the left of a parameter, then it must be set manually.

#### 6.1.1. Intel Agilex 7 M-Series FPGA EMIF Memory Device Description IP (DDR4) Parameter Descriptions

**Table 50. Group: Configuration Save**

Display Name	Description
<b>Configuration Filepath</b>	Filepath to Save to (.qprs extension) (Identifier: MEM_CONFIG_FILE_QPRS)

**Table 51. Group: High-Level Parameters**

Display Name	Description
<b>Memory Format</b>	Specifies the packaging format of the memory device (Identifier: MEM_FORMAT)
<b>Device DQ Width</b>	If the device is a DIMM: Specifies the full DQ width of the DIMM. In the case of DDR5 DIMM: If the DQ width is set to 32 bits, only 1 channel of the DIMM is used; If the DQ width is set to 64 bits, both channels of the DIMM are used. If the interface is composed of discrete components: Specifies the DQ width of each discrete component. (Identifier: MEM_DEVICE_DQ_WIDTH)
<b>DDR DRAM Component Package Type</b>	Specifies the packaging type of each memory component used in the interface. (Identifier: DDR4_MEM_DEVICE_PACKAGE)
<b>Density of Each Memory Die</b>	Specifies the density of each memory die on the device in Gb. (Identifier: DDR4_MEM_DEVICE_DIE_DENSITY_GBITS)
<b>Enable Read DBI</b>	Specifies whether read DBI is enabled. Read DBI is only supported for x8 and x16 components. (Identifier: DDR4_MEM_DEVICE_READ_DBI_EN)
<i>continued...</i>	

Display Name	Description
	<i>Note:</i> ECC and Read DBI cannot be enabled at the same time.
<b>Write DBI and Data Mask</b>	Specify the write DBI and data mask setting. Neither write DBI nor data mask is supported on x4 components. (Identifier: DDR4_MEM_DEVICE_DM_WRITE_DBI)
<b>Enable Address-Command Parity</b>	Specifies whether address-command parity is enabled. (Identifier: DDR4_MEM_DEVICE_AC_PARITY_EN)

**Table 52. Group: Memory Timing Parameters / Timing Parameters**

Display Name	Description
<b>Memory Clock Frequency</b>	Specifies the <b>operating frequency</b> of the memory interface in MHz. If you change the memory frequency, you must select a matching Preset from the dropdown (or create a custom one), to update all the timing parameters. (Identifier: PHY_MEMCLK_FREQ_MHZ)
<b>Memory Speed Bin</b>	Specifies the memory speed bin using the bin names defined in JEDEC Standard No. 79-4D Chapter 10. (Identifier: DDR4_MEM_DEVICE_SPEEDBIN)
<b>Memory Read Latency</b>	Specifies the read latency of the memory interface in cycles. (Identifier: DDR4_MEM_DEVICE_CL_CYC)
<b>Memory Write Latency</b>	Specifies the write latency of the memory interface in cycles. (Identifier: DDR4_MEM_DEVICE_CWL_CYC)
<b>Address-Command Latency Mode</b>	Specifies whether address-command latency is supported, and if enabled, the latency in cycles. (Identifier: DDR4_MEM_DEVICE_AC_PARITY_LATENCY_MODE)

**Table 53. Group: Memory Timing Parameters / Advanced Timing Parameters**

Display Name	Description
<b>tREFI</b>	Specifies the average refresh interval in microseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TREFI_US)
<b>tRAS</b>	Specifies the activation-to-precharge command period in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TRAS_NS)
<b>tRCD</b>	Specifies the activation to internal read or write delay interval in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TRCD_NS)
<b>tRP</b>	Specifies the precharge command period in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TRP_NS)
<b>tRC</b>	Specifies the activate-to-activate or activate-to-refresh command period in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TRC_NS)
<b>tCCD_L</b>	Specifies the CAS-to-CAS command delay for the same bank group in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TCCD_L_CYC)
<b>tCCD_S</b>	Specifies the CAS-to-CAS command delay for different bank groups in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TCCD_S_CYC)
<b>tRRD_L</b>	Specifies the activation-to-activation command delay for the same bank group in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TRRD_L_CYC)
<i>continued...</i>	

Display Name	Description
<b>tRRD_S</b>	Specifies the activation-to-activation command delay for different bank groups in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TRRD_S_CYC)
<b>tFAW</b>	Specifies the four-activate-window in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TFAW_NS)
<b>tWTR_L</b>	Specifies the minimum delay from the start of an internal write transaction to the immediately next internal read command for the same bank group in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TWTR_L_CYC)
<b>tWTR_L_CRC_DM</b>	Specifies the minimum delay from the start of an internal write transaction to the immediately next internal read command for the same bank group when both CRC and DM are enabled in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TWTR_L_CRC_DM_CYC)
<b>tWTR_S</b>	Specifies the minimum delay from the start of an internal write transaction to the immediately next internal read command for different bank groups in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TWTR_S_CYC)
<b>tWTR_S_CRC_DM</b>	Specifies the minimum delay from the start of an internal write transaction to the immediately next internal read command for different bank groups when both CRC and DM are enabled in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TWTR_S_CRC_DM_CYC)
<b>tRTP</b>	Specifies the internal read to precharge command delay in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TRTP_CYC)
<b>tWR</b>	Specifies the write recovery time in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TWR_NS)
<b>tWR_CRC_DM</b>	Specifies the write recovery time when both CRC and DM are enabled in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TWR_CRC_DM_CYC)
<b>tMRD</b>	Specifies the mode-register command cycle time in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TMRD_CYC)
<b>tCKSRE</b>	Specifies the number of required valid clock cycles after self-refresh entry or power-down entry. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TCKSRE_CYC)
<b>tCKSRX</b>	Specifies the number of required valid clock cycles before self-refresh exit, power-down exit, or reset exit. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TCKSRX_CYC)
<b>tCKE</b>	Specifies the minimum CKE pulse width in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TCKE_CYC)
<b>tCKESR</b>	Specifies the minimum CKE low pulse width from self-refresh entry to self-refresh exit in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TCKESR_CYC)
<b>tMPRR</b>	Specifies the multi-purpose register recovery time measured in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TMPRR_CYC)
<b>tRFC</b>	Specifies the refresh-to-activate or refresh-to-refresh command period. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TRFC_NS)
<b>tDIVW</b>	Specifies the data pin receiving timing window in UI. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TDIVW_TOTAL_UI)
<b>continued...</b>	

Display Name	Description
<b>tDQSCK</b>	Specifies the minimum DQS_t, DQS_c rising edge output timing location from rising CK_t, CK_c in picoseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TDQSCK_PS)
<b>tDQSQ</b>	Specifies the latest valid transition of the associated DQ pins for a READ. tDQSQ specifically refers to the DQS_t/DQS_c to DQ skew. It is the length of time between the DQS_t/DQS_c crossing to the last valid transition of the slowest DQ pin in the DQ group associated with that DQS strobe. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TDQSQ_UI)
<b>tDQSS</b>	Specifies the skew between the memory clock (CK) and the output data strobes used for writes in cycles. It is the time between the rising data strobe edge (DQS_t/DQS_c). Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TDQSS_CYC)
<b>tDSH</b>	Specifies the write DQS hold time. This is the time difference between the rising CK edge and the falling edge of DQS, measured as a percentage of tCK. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TDSH_CYC)
<b>tDSS</b>	Describes the time between the falling edge of DQS to the rising edge of the next CK transition. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TDSS_CYC)
<b>tDWVp</b>	Specifies the data valid window per device per pin measured in terms of UI. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TDVWP_UI)
<b>tIH (Base) DC Level</b>	Refers to the voltage level which the address/command signal must not cross during the hold window in mV. The signal is considered stable only if it remains above this voltage level (for a logic 1) or below this voltage level (for a logic 0) for the entire hold period. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TIH_DC_MV)
<b>tIH (Base)</b>	Refers to the hold time for the Address/Command bus after the rising edge of CK in picoseconds. Depending on what AC level the user has chosen for a design, the hold margin can vary (this variance will be automatically determined when the user chooses the "tIH (base) AC level"). Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TIH_PS)
<b>tIS (Base) AC Level</b>	Refers to the voltage level which the address/command signal must cross and remain above during the setup margin window in mV. The signal is considered stable only if it remains above this voltage level (for a logic 1) or below this voltage level (for a logic 0) for the entire setup period. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TIS_AC_MV)
<b>tIS (Base)</b>	Refers to the setup time for the Address/Command/Control bus to the rising edge of CK in picoseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TIS_PS)
<b>tQH</b>	Specifies the output hold time for the DQ in relation to DQS_t/DQS_c in UI. It is the length of time between the DQS_t/DQS_c pair crossing to the earliest invalid transition of the fastest DQ pin in the DQ group associated with that DQS strobe. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TQH_UI)
<b>tQSH</b>	Specifies the write DQS hold time in cycles. This is the time difference between the rising CK edge and the falling edge of DQS, measured as a percentage of tCK. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TQSH_CYC)
<b>tWLH</b>	Describes the write leveling hold time in cycles. It is measured from the rising edge of DQS to the rising edge of CK. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TWLH_CYC)
<b>continued...</b>	

Display Name	Description
<b>tWLS</b>	Describes the write leveling setup time. It is measured from the rising edge of CK to the rising edge of DQS. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TWLS_CYC)
<b>tDiVW_total</b>	Describes the minimum horizontal width of the DQ eye opening required by the receiver (memory device/DIMM). It is measured in UI. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_VDIVW_TOTAL_MV)
<b>tRFC_DLR</b>	Specifies the refresh cycle time across different logical rank in nanoseconds. Only applicable to 3DS devices. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TRFC_DLR_NS)
<b>tRRD_DLR</b>	Specifies the activation-to-activation command period to different logical ranks. Only applicable to 3DS devices. (Identifier: DDR4_MEM_DEVICE_TRRD_DLR_CYC)
<b>tFAW_DLR</b>	Specifies the four-activate-window across different logical ranks in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TFAW_DLR_NS)
<b>tCCD_DLR</b>	Specifies the CAS-to-CAS delay across different logical ranks in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TCCD_DLR_NS)
<b>tXP</b>	Specifies the delay from power down exit with DLL on to any valid command, or from precharge power down with DLL frozen to commands not requiring a locked DLL. Measured in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TXP_CYC)
<b>tXS</b>	Specifies the delay from self refresh exit to commands not requiring a locked DLL in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TXS_NS)
<b>tXSDLL</b>	Specifies the delay from self refresh exit to commands requiring a locked DLL in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TXS_DLL_CYC)
<b>tCPDED</b>	Specifies the command pass disable delay measured in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TCPDED_CYC)
<b>tMOD</b>	Specifies the mode register set command update delay in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TMOD_CYC)
<b>tZQCS</b>	Specifies the normal operation short calibration time in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TZQCS_CYC)
<b>tZQINIT</b>	Specifies the power-up and reset calibration time in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TZQINIT_CYC)
<b>tZQOPER</b>	Specifies the normal operation full calibration time in cycles. Note: This parameter can be auto-computed. (Identifier: DDR4_MEM_DEVICE_TZQOPER_CYC)

### 6.1.2. Intel Agilex 7 M-Series FPGA EMIF IP Parameter Descriptions (DDR4)



**Table 54. Group: General IP Parameters / High-Level Parameters**

Display Name	Description
<b>Technology Generation</b>	Denotes the specific memory technology generation to be used (Identifier: MEM_TECHNOLOGY)
<b>Memory Format</b>	Specifies the packaging format of the memory device (Identifier: MEM_FORMAT)
<b>Memory Device Topology</b>	Topology used by memory device (Identifier: MEM_TOPOLOGY)
<b>Memory Ranks</b>	Total number of physical ranks in the interface. Intel Agilex 7 M-Series devices support up to 2 ranks. (Identifier: MEM_NUM_RANKS)
<b>Device DQ Width</b>	If the device is a DIMM: Specifies the full DQ width of the DIMM. If the interface is composed of discrete components: Specifies the DQ width of each discrete component. (Identifier: MEM_DEVICE_DQ_WIDTH)
<b>Number of components per rank</b>	Number of components per rank. If each component contains more than one rank, then set this parameter to 1. (Identifier: MEM_COMPS_PER_RANK)
<b>ECC Mode</b>	Specifies the type of ECC (if any) and the required number of side-band bits that will be used by this EMIF instance. While not all required side-band bits necessarily carry ECC bits, all need to be connected to the memory device. If enabling ECC requires more side-band bits than necessary ECC bits, then ECC bits are transmitted on the least significant side-band bits. Note: This parameter can be auto-computed. (Identifier: CTRL_ECC_MODE)
<b>Total DQ Width</b>	(Derived Parameter) This will be the width (in bits) of the mem_dq port on the memory interface. For a component interface, it is calculated based on: (MEM_COMPS_PER_RANK * MEM_DEVICE_DQ_WIDTH + (8 bits if Side-band ECC is enabled, or 8 bits if AXI4 User Data is enabled in fabric modes, or 4 bits if AXI4 User Data is enabled in NoC mode)) * MEM_NUM_CHANNELS For a DIMM-based interface, it is just MEM_DEVICE_DQ_WIDTH + (8 bits if side-band ECC is enabled, or 8 bits if AXI4 User Data is enabled in fabric modes, or 4 bits if AXI4 User Data is enabled in NoC mode) * MEM_NUM_CHANNELS. (Identifier: MEM_TOTAL_DQ_WIDTH)
<b>Alert_N Pin Placement</b>	Specifies the AC lane to place Alert_N pin in. This parameter is only required for DDR4. (Identifier: PHY_ALERT_N_PLACEMENT)
<b>Minimum number of AC lanes for DDR4</b>	Specifies the minimum number of AC lanes required for the memory interface. Only applicable for DDR4. (Identifier: USER_MIN_NUM_AC_LANES)
<b>Memory Clock Frequency</b>	Specifies the operating frequency of the memory interface in MHz. If you change the memory frequency, you must select a matching Preset from the dropdown (or create a custom one), to update all the timing parameters. Note: This parameter can be auto-computed. (Identifier: PHY_MEMCLK_FREQ_MHZ)
<b>Instance ID</b>	Instance ID of the EMIF IP. EMIF in the same bank, or connected to related user logic (e.g. to the same INIU), should have unique IDs in order to distinguish them when using the side-band interface. Valid values are 0-6. (Identifier: INSTANCE_ID)

**Table 55. Group: General IP Parameters / Memory Device Preset Selection**

Display Name	Description
<b>Use Memory Device Preset from file</b>	Specifies whether MEM_PRESET_ID will be a value from Quartus (if false), or a value from a custom preset file path (if true) (Identifier: MEM_PRESET_FILE_EN)
<b>Memory Preset Custom File Path</b>	Path to a .qprs file on the users disk. (Identifier: MEM_PRESET_FILE_QPRS)
<b>Memory Preset</b>	The name of a preset that the user would like to load, describing the memory device that this emif will be targeting. (Identifier: MEM_PRESET_ID)

**Table 56. Group: General IP Parameters / Advanced Parameters / PHY / Topology**

Display Name	Description
<b>Use NOC</b>	Specifies whether we are using the NOC or bypassing it (Identifier: PHY_NOC_EN)
<b>Asynchronous Enable</b>	Specifies whether the user logic is clocked based on the clock provided by the IP (Sync), or by a separate user clock (Async). If true - async mode is used, if false - sync mode is used. (Identifier: PHY_ASYNC_EN)
<b>AC Placement</b>	Indicates location on the device where the interface will reside (specifically, the location of the AC lanes in terms IO BANK and TOP vs BOT part of the IO BANK). Legal ranges are derived from device floorplan. By default (value=AUTO), the most optimal location is selected (to maximize available frequency and Data width). Note: This parameter can be auto-computed. (Identifier: PHY_AC_PLACEMENT)
<b>PLL Reference Clock Frequency</b>	Specifies what PLL reference clock frequency the user will supply. It is recommended to use the fastest possible PLL reference clock frequency because it leads to better jitter performance. Note: This parameter can be auto-computed. (Identifier: PHY_REFCLK_FREQ_MHZ)

**Table 57. Group: General IP Parameters / Advanced Parameters / Analog Properties / Termination (FPGA-side)**

Display Name	Description
<b>Host Address/Command Output Drive Strength</b>	This parameter allows you to change the output on chip termination settings for the selected I/O standard on the Address/Command Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_S_FPGA_AC_OUTPUT_OHM)
<b>Host PLL Reference Clock Input Termination</b>	This parameter allows you to change the input on chip termination settings for the selected I/O standard on the CK Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_T_FPGA_REFCLK_INPUT_OHM)
<b>Host CK Output Drive Strength</b>	This parameter allows you to change the output on chip termination settings for the selected I/O standard on the CK Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_S_FPGA_CK_OUTPUT_OHM)
<b>Host DQ Input Termination</b>	This parameter allows you to change the input on chip termination settings for the selected I/O standard on the DQ Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_T_FPGA_DQ_INPUT_OHM)
<b>Host DQ Output Drive Strength</b>	This parameter allows you to change the output on chip termination settings for the selected I/O standard on the DQ Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_S_FPGA_DQ_OUTPUT_OHM)

**Table 58. Group: General IP Parameters / Advanced Parameters / AXI Settings / AXI Interface Settings**

Display Name	Description
<b>AXI-Lite Port Access Mode</b>	Specifies whether the AXI-Lite port is connected to the fabric, the NOC, or disabled. Note: This parameter can be auto-computed. (Identifier: AXI_SIDEHAND_ACCESS_MODE)

**Table 59. Group: General IP Parameters / Advanced Parameters / Advanced Parameters / Additional String Parameters**

Display name	Description
<b>User Extra Parameters</b>	Semi-colon separated list of key/value pairs of extra parameters. (Identifier: USER_EXTRA_PARAMETERS)

**Table 60. Group: Example Design / Example Design**

Display Name	Description
<b>HDL Selection</b>	This option lets you choose the format of HDL in which generated simulation and synthesis files are created. You can select either Verilog or VHDL. (Identifier: EX_DESIGN_HDL_FORMAT)
<b>Synthesis</b>	Generate Synthesis Example Design (Identifier: EX_DESIGN_GEN_SYNTH)
<b>Simulation</b>	Generate Simulation Example Design (Identifier: EX_DESIGN_GEN_SIM)
<b>NOC Refclk Freq</b>	NOC Refclk Freq for the NOC control IP Note: This parameter can be auto-computed. (Identifier: EX_DESIGN_NOC_REFCLK_FREQ_MHZ)
<b>Hydra Remote Access</b>	Specifies whether the Hydra control and status registers are accessible via JTAG, exported to the fabric, or just disabled. (Identifier: EX_DESIGN_HYDRA_REMOTE)

## 6.2. Intel Agilex 7 M-Series FPGA EMIF IP Pin and Resource Planning

The following topics provide guidelines on pin placement for external memory interfaces.

Typically, all external memory interfaces require the following FPGA resources:

- Interface pins
- PLL and clock network
- Other FPGA resources—for example, core fabric logic and debug interfaces

Once all the requirements are known for your external memory interface, you can begin planning your system.

### 6.2.1. Intel Agilex 7 M-Series FPGA EMIF IP Interface Pins

Any I/O banks that do not support transceiver operations in Intel Agilex 7 M-Series FPGAs support external memory interfaces. However, DQS (data strobe or data clock) and DQ (data) pins are listed in the device pin tables and are fixed at specific locations in the device. You must adhere to these pin locations to optimize routing, minimize skew, and maximize margins. Always check the pin table for the actual locations of the DQS and DQ pins.

**Note:** Maximum interface width varies from device to device depending on the number of I/O pins and DQS or DQ groups available. Achievable interface width also depends on the number of address and command pins that the design requires. To ensure adequate PLL, clock, and device routing resources are available, you should always test fit any IP in the Intel Quartus Prime software before PCB sign-off.

**Note:** The greater the number of banks, the greater the skew, hence Intel recommends that you always generate a test project of your desired configuration and confirm that it meets timing.

### 6.2.1.1. Estimating Pin Requirements

You should use the Intel Quartus Prime software for final pin fitting. However, you can estimate whether you have enough pins for your memory interface by performing the following steps:

1. Determine how many read/write data pins are associated per data strobe or clock pair.
2. Calculate the number of other memory interface pins needed, including any other clocks (write clock or memory system clock), address, command, and RZQ. Refer to the External Memory Interface Pin Table to determine necessary Address/Command/Clock pins based on your desired configuration.
3. Calculate the total number of I/O banks required to implement the memory interface, given that an I/O bank supports up to 96 pins.

You should test the proposed pin-outs with the rest of your design in the Intel Quartus Prime software (with the correct I/O standard and OCT connections) before finalizing the pin-outs. There can be interactions between modules that are illegal in the Intel Quartus Prime software that you might not know about unless you compile the design and use the Intel Quartus Prime Pin Planner.

### 6.2.1.2. DIMM Options

Unbuffered DIMMs (UDIMMs) require one set of chip-select (CS#), on-die termination (ODT), clock-enable (CKE), and clock pair (CK/CKn) for every physical rank on the DIMM. Many registered DIMMs use only one pair of clocks; however, this is not a universal rule, so you should check your memory vendor's data sheet to be sure. DDR4 registered DIMMs require a minimum of one chip-select signal.

**Table 61. UDIMM and RDIMM Pin Options for DDR4**

Pins	UDIMM Pins (Single Rank)	UDIMM Pins (Dual Rank)	RDIMM Pins (Single Rank)	RDIMM Pins (Dual Rank)
Data	72 bit DQ[71:0] = {CB[7:0], DQ[63:0]}	72 bit DQ[71:0] = {CB[7:0], DQ[63:0]}	72 bit DQ[71:0] = {CB[7:0], DQ[63:0]}	72 bit DQ[71:0] = {CB[7:0], DQ[63:0]}
Data Mask	DM#/DBI#[8:0] <sup>(1)</sup>	DM#/DBI#[8:0] <sup>(1)</sup>	DM#/DBI#[8:0] <sup>(1)</sup>	DM#/DBI#[8:0] <sup>(1)</sup>
Data Strobe	x8: DQS[8:0] and DQS#[8:0]	x8: DQS[8:0] and DQS#[8:0]	x8: DQS[8:0] and DQS#[8:0] x4: DQS[17:0] and DQS#[17:0]	x8: DQS[8:0] and DQS#[8:0] x4: DQS[17:0] and DQS#[17:0]
continued...				

Pins	UDIMM Pins (Single Rank)	UDIMM Pins (Dual Rank)	RDIMM Pins (Single Rank)	RDIMM Pins (Dual Rank)
Address	BA[1:0], BG[1:0], A[16:0] - 4GB: A[14:0] 8GB: A[15:0] 16GB: A[16:0] <sup>(2)</sup>	BA[1:0], BG[1:0], A[16:0] - 8GB: A[14:0] 16GB: A[15:0] 32GB: A[16:0] <sup>(2)</sup>	BA[1:0], BG[1:0], x8: A[16:0] - 4GB: A[14:0] 8GB: A[15:0] 16GB: A[16:0] <sup>(2)</sup> 32GB: A[17:0] <sup>(3)</sup>	BA[1:0], BG[1:0], x8: A[16:0] x4: A[17:0] - 8GB: A[14:0] 16GB: A[15:0] 32GB: A[16:0] <sup>(2)</sup> 64GB: A[17:0] <sup>(3)</sup>
Clock	CK0/CK0#	CK0/CK0#, CK1/CK1#	CK0/CK0#	CK0/CK0#, CK1/CK1#
Command	ODT, CS#, CKE, ACT#, RAS#/A16, CAS#/A15, WE#/A14	ODT[1:0], CS#[1:0], CKE[1:0], ACT#, RAS#/A16, CAS#/ A15, WE#/A14	ODT, CS#, CKE, ACT#, RAS#/A16, CAS#/A15, WE#/A14	ODT[1:0], CS#[1:0], CKE, ACT#, RAS#/A16, CAS#/A15, WE#/A14
Parity	PAR, ALERT#	PAR, ALERT#	PAR, ALERT#	PAR, ALERT#
Other Pins	SA[2:0], SDA, SCL, EVENT#, RESET#	SA[2:0], SDA, SCL, EVENT#, RESET#	SA[2:0], SDA, SCL, EVENT#, RESET#	SA[2:0], SDA, SCL, EVENT#, RESET#
Notes to Table: 1. DM/DBI pins are available only for DIMMs constructed using x8 or greater components. 2. This density requires 4Gb x4 or 2Gb x8 DRAM components. 3. This density requires 8Gb x4 DRAM components. 4. The Intel Agilex 7 M-Series memory controller can support up to two ranks per channel. Intel Agilex 7 M-Series supports only one DIMM per channel (1DPC).				

### 6.2.1.3. Maximum Number of Interfaces

The maximum number of interfaces supported for a given memory protocol varies, depending on the FPGA in use.

Unless otherwise noted, the calculation for the maximum number of interfaces is based on independent interfaces where the address or command pins are not shared.

**Note:** You may need to share PLL clock outputs depending on your clock network usage.

For interface information for Intel Agilex 7 M-Series devices, consult the EMIF Device Selector on [www.intel.com](http://www.intel.com).

Timing closure depends on device resource and routing utilization. For more information about timing closure, refer to the *Area and Timing Optimization Techniques* chapter in the *Intel Quartus Prime Handbook*.

### 6.2.2. Intel Agilex 7 M-Series FPGA EMIF IP Resources

The Intel Agilex 7 M-Series FPGA memory interface IP uses several FPGA resources to implement the memory interface.

#### 6.2.2.1. OCT

You require an OCT calibration block if you are using an Intel Agilex 7 M-Series FPGA OCT calibrated series, parallel, or dynamic termination for any I/O in your design. There are two OCT blocks in an I/O bank, one for each sub-bank.

- You must observe the following requirements when using OCT blocks:  
The I/O bank where you place the OCT calibration block must use the same  $V_{CCIO\_PIO}$  voltage as the memory interface.
- The OCT calibration block uses a single fixed  $R_{ZQ}$ . You must ensure that an external termination resistor is connected to the correct pin for a given OCT block.

#### 6.2.2.2. PLL

When using PLL for external memory interfaces, you must consider the following guidelines:

- For the clock source, use the clock input pin specifically dedicated to the PLL that you want to use with your external memory interface. The input and output pins are only fully compensated when you use the dedicated PLL clock input pin. Intel Agilex 7 M-Series devices support only differential I/O standard on dedicated PLL clock input pin for EMIF IP.
- Intel recommends using the fastest possible PLL reference clock frequency available in the drop-down list in the EMIF IP Platform Designer, because doing so provides the best jitter performance.

#### 6.2.3. Pin Guidelines for Intel Agilex 7 M-Series FPGA EMIF IP

The Intel Agilex 7 M-Series FPGA contains I/O banks on the top and bottom edges of the device, which can be used by external memory interfaces.

Intel Agilex 7 M-Series FPGA I/O banks contain 96 I/O pins. Each bank is divided into two sub-banks with 48 I/O pins in each. Sub-banks are further divided into four byte-lanes, where each byte-lane is a group of twelve I/O ports.

Intel Agilex 7 M-Series FPGAs do not support flexible DQ group assignments. Only specific byte-lanes can be used as Address/Command lanes or data lanes. As you increase the interface width, only specific byte-lanes can be used. Refer to [Pin Placement for Intel Agilex M-Series FPGA DDR4 IP](#) for more information.

The I/O bank, byte-lane, and pairing pin for every physical I/O pin can be uniquely identified by the following naming convention in the device pin table:

- The I/O pins in a bank are represented as P#, where:
  - P# represents the pin number in a bank. It ranges from P0 to P95, for 96 pins in a bank. Because an IO96 bank comprises two IO48 sub-banks, all pins with P# value less than 48 ( $P\# < 48$ ) belong to the bottom I/O sub-bank. All other pins belong to the top IO48 sub-bank.
- The *Index Within I/O Bank* value falls within one of the following ranges: 0 to 11, 12 to 23, 24 to 35, or 36 to 47, and represents one of byte-lanes 0, 1, 2, or 3, respectively.
- To determine whether I/O banks are adjacent, you can refer to [Architecture: I/O Bank](#) in the *Product Architecture* chapter. In general, the two sub-banks within an I/O bank are adjacent to each other when there is at least one byte-lane in each sub-bank that is bonded out and available for EMIF use.
- The pairing pin for an I/O pin is in the same I/O bank. You can identify the pairing pin by adding 1 to its *Index Within I/O Bank* number (if it is an even number), or by subtracting 1 from its *Index Within I/O Bank* number (if it is an odd number).

## 6.2.4. Pin Placements for Intel Agilex 7 M-Series FPGA DDR4 EMIF IP

### 6.2.4.1. Address and Command Pin Placement for DDR4

**Table 62. Address and Command Pin Placement for DDR4 IP**

Address/ Command Lane	Index Within Byte Lane	DDR4				
		Scheme 1	Scheme 1A	Scheme 2	Scheme 3	Scheme 3A
AC3	11	CK_C[1]	CK_C[1]	Not used by Address/ Command pins in this scheme.	CK_C[1]	CK_C[1]
	10	CK_T[1]	CK_T[1]		CK_T[1]	CK_T[1]
	9					
	8		ALERT_N			ALERT_N
	7					
	6					
	5					
	4					
	3					
	2					
	1					
	0				C[0]	C[0]
AC2	11	BG[0]	BG[0]	BG[0]	BG[0]	BG[0]
	10	BA[1]	BA[1]	BA[1]	BA[1]	BA[1]
	9	BA[0]	BA[0]	BA[0]	BA[0]	BA[0]
	8	ALERT_N	A[17]	ALERT_N	ALERT_N	A[17]
	7	A[16]	A[16]	A[16]	A[16]	A[16]
	6	A[15]	A[15]	A[15]	A[15]	A[15]
	5	A[14]	A[14]	A[14]	A[14]	A[14]
	4	A[13]	A[13]	A[13]	A[13]	A[13]
	3	A[12]	A[12]	A[12]	A[12]	A[12]
	2	RZQ site				
	1	Differential "N-side" reference clock input site.				
	0	Differential "P-side" reference clock input site.				
AC1	11	A[11]	A[11]	A[11]	A[11]	A[11]
	10	A[10]	A[10]	A[10]	A[10]	A[10]
	9	A[9]	A[9]	A[9]	A[9]	A[9]
	8	A[8]	A[8]	A[8]	A[8]	A[8]

*continued...*

Address/ Command Lane	Index Within Byte Lane	DDR4				
		Scheme 1	Scheme 1A	Scheme 2	Scheme 3	Scheme 3A
	7	A[7]	A[7]	A[7]	A[7]	A[7]
	6	A[6]	A[6]	A[6]	A[6]	A[6]
	5	A[5]	A[5]	A[5]	A[5]	A[5]
	4	A[4]	A[4]	A[4]	A[4]	A[4]
	3	A[3]	A[3]	A[3]	A[3]	A[3]
	2	A[2]	A[2]	A[2]	A[2]	A[2]
	1	A[1]	A[1]	A[1]	A[1]	A[1]
	0	A[0]	A[0]	A[0]	A[0]	A[0]
AC0	11	PAR[0]	PAR[0]	PAR[0]	PAR[0]	PAR[0]
	10	CS_N[1]	CS_N[1]	CS_N[1]	CS_N[1]	CS_N[1]
	9	CK_C[0]	CK_C[0]	CK_C[0]	CK_C[0]	CK_C[0]
	8	CK_T[0]	CK_T[0]	CK_T[0]	CK_T[0]	CK_T[0]
	7	CKE[1]	CKE[1]	CKE[1]	CKE[1]	CKE[1]
	6	CKE[0]	CKE[0]	CKE[0]	CKE[0]	CKE[0]
	5	ODT[1]	ODT[1]	ODT[1]	ODT[1]	ODT[1]
	4	ODT[0]	ODT[0]	ODT[0]	ODT[0]	ODT[0]
	3	ACT_N[0]	ACT_N[0]	ACT_N[0]	ACT_N[0]	ACT_N[0]
	2	CS_N[0]	CS_N[0]	CS_N[0]	CS_N[0]	CS_N[0]
	1	RESET_N[0]	RESET_N[0]	RESET_N[0]	RESET_N[0]	RESET_N[0]
	0	BG[1]	BG[1]	BG[1]	BG[1]	BG[1]

Intel Agilex 7 M-Series FPGA DDR4 IP supports fixed Address and Command pin placement as shown in the preceding table. The IP supports up to 2 ranks for the following schemes:

- Scheme 1 supports component, UDIMM, RDIMM, and SODIMM.
- Scheme 1A supports x4 component and RDIMM with A[17] (that is, with 16Gb, x4 DQ/DQS group base component).
- Scheme 2 supports component, UDIMM, RDIMM, and SODIMM. Scheme 2 is the only scheme for HPS DDR4 EMIF, available for fabric EMIF as well.
- Schemes 3 and 3A are similar to schemes 1 and 1A. Schemes 3 and 3A support 3DS for component, UDIMM, RDIMM, and SODIMM. The maximum supported 3DS height is 2.

#### 6.2.4.2. DDR4 Data Width Mapping

Intel Agilex 7 M-Series devices do not support flexible data lanes placement. Only fixed byte lanes within the I/O bank can be used as data lanes. The following table lists the supported address and command and data lane placements in an I/O bank.



**Table 63. DDR4 Data Width Mapping**

Controller	Address / Command Scheme	Data Width Usage	BL7 [P95:P84]	BL6 [P83:P72]	BL5 [P71:P60]	BL4 [P59:P48]	BL3 [P47:P36]	BL2 [P35:P24]	BL1 [P23:P12]	BL0 [P11:P0]
Primary	Scheme 2	DDR4 x16	GPIO <sup>2</sup>	GPIO <sup>2</sup>	GPIO <sup>2</sup>	DQ[1]	AC2	AC1	AC0	DQ[0]
	Scheme 1		GPIO <sup>2</sup>	GPIO <sup>2</sup>	DQ[1]	DQ[0]	AC2	AC1	AC0	AC3
	Scheme 1a		GPIO <sup>2</sup>	GPIO <sup>2</sup>	DQ[1]	DQ[0]	AC2	AC1	AC0	AC3
	Scheme 3		GPIO <sup>2</sup>	GPIO <sup>2</sup>	DQ[1]	DQ[0]	AC2	AC1	AC0	AC3
	Scheme 3a		GPIO <sup>2</sup>	GPIO <sup>2</sup>	DQ[1]	DQ[0]	AC2	AC1	AC0	AC3
	Scheme 2	DDR4 x16 + ECC	GPIO <sup>2</sup>	GPIO <sup>2</sup>	DQ[ECC]	DQ[1]	AC2	AC1	AC0	DQ[0]
	Scheme 1		GPIO <sup>2</sup>	DQ[ECC]	DQ[1]	DQ[0]	AC2	AC1	AC0	AC3
	Scheme 1a		GPIO <sup>2</sup>	DQ[ECC]	DQ[1]	DQ[0]	AC2	AC1	AC0	AC3
	Scheme 3		GPIO <sup>2</sup>	DQ[ECC]	DQ[1]	DQ[0]	AC2	AC1	AC0	AC3
	Scheme 3a		GPIO <sup>2</sup>	DQ[ECC]	DQ[1]	DQ[0]	AC2	AC1	AC0	AC3
	Scheme 2	DDR4 x32	GPIO <sup>2</sup>	DQ[3]	DQ[2]	DQ[1]	AC2	AC1	AC0	DQ[0]
	Scheme 1		DQ[3]	DQ[2]	DQ[1]	DQ[0]	AC2	AC1	AC0	AC3
	Scheme 1a		DQ[3]	DQ[2]	DQ[1]	DQ[0]	AC2	AC1	AC0	AC3
	Scheme 2	DDR4 x32 + ECC	DQ[ECC]	DQ[3]	DQ[2]	DQ[1]	AC2	AC1	AC0	DQ[0]
Primary + Secondary	Scheme 2	DDR4 x40 <sup>1</sup>	sDQ[0]	wDQ[3]	wDQ[2]	wDQ[1]	AC2	AC1	AC0	wDQ[0]
<p><i>Note:</i> 1. DDR4 x40 is not available in the current version of the Intel Quartus Prime software. DDR4 x40 requires both controllers within an I/O bank in a lockstep configuration, and AXI user data.  2. GPIO – available for GPIO/PHYLite.  3. DQ[ECC] – DQ/DQS group used as ECC.</p>										

### 6.2.4.3. General Guidelines

Observe the following general guidelines when placing pins for your Intel Agilex 7 M-Series external memory interface.

1. Ensure that the pins of a single external memory interface reside on the same edge I/O.
2. The address and command pins and their associated clock pins in the address and command bank must follow a fixed pin-out scheme, as defined in the table in the [Address and Command Pin Placement for DDR4](#) topic.
3. Not every byte lane can function as an address and command lane or a data lane. The pin assignment must adhere to the DDR4 data width mapping defined in [DDR4 Data Width Mapping](#).
4. A byte lane must not be used by both address and command pins and data pins.
5. An I/O 96 bank cannot be used for more than one interface – meaning that two sub-banks belonging to two different EMIF interfaces are not permitted.
6. Sharing of byte lanes within a sub-bank for two different interfaces is not permitted; you can assign byte lanes within a sub-bank to one EMIF interface only.
7. Any pin in the same bank that is not used by an external memory interface may not be available for use as a general purpose I/O pin.
  - When the network-on-a-chip (NoC) is used, the use of INIU may block the byte lane in the I/O bank adjacent to the sector where the INIU is located:
    - INIU 0 blocks the access for BL 4, 5 and 6 (P48 to P83).
    - INIU 1 blocks the access to the fabric AXI command/control port for the primary/secondary controller in the same I/O bank, making the hard controller unavailable for EMIF purposes.
    - INIU 2 blocks the access for BL0,1,2,3 (P0 to P47).
8. All address and command pins and their associated clock pins (CK and CK#) must reside within a single sub-bank. Refer to the table in [DDR4 Data Width Mapping](#) for the supported address and command and data lane placements for DDR4.
9. An external memory interface can occupy one or more banks on the same edge. When an interface must occupy multiple banks, ensure the following:
  - That the banks are adjacent to one another.
  - That you used only the supported data width mapping as defined in the table in [DDR4 Data Width Mapping](#). Be aware that not every byte lane can be used as an address and command lane or a data lane.

The following figure shows one possible pin placement for a DDR4 x72 interface on Bank 2C and Bank 2D.

**Figure 11. x72 DDR4 Pin Placement using Bank 2C and 2D**



10. Place read data groups according to the DQS grouping in the pin table and the Pin Planner. Read data strobes (such as DQS and DQS#) must reside at physical pins capable of functioning as DQS/CQ and DQSn/CQn for a specific read data group size. You must place the associated read data pins (such as DQ and Q), within the same group.

*Note:* For DDR4 interfaces with x4 components, you can use the strobe pins with either of the upper or lower DQ nibbles that are placed within a x8 DQS group in an I/O lane. You must place the DQ pins and associated strobes entirely in either the upper or lower half of a 12-bit bank sub-group.

Consult the pin table for your device to identify the association between DQ pins and DQS pins for x4 mode operation. Additional restrictions apply for x4/x8 DIMM interoperability.

11. One of the sub-banks in the device (typically the left sub-bank within corner Bank 3A) may not be available if you use certain device configuration schemes. For some schemes, there may be one byte lane available for EMIF data group:
  - AVST-8 – This is contained entirely within the SDM, therefore all lanes of sub-bank 3A can be used by the external memory interface.
  - AVST-32 – Byte lanes 4, 5, 6, and 7 are all effectively occupied and are not usable by the external memory interface.
  - AVST-16 – Byte lanes 6 contains SDM\_DATA[25:16], and is not used by AVSTx16. However, the external memory interface cannot use byte lane 6 when byte lanes 4 and 5 are not usable for EMIF purposes.

#### 6.2.4.4. x4 DIMM Implementation

DIMMs using a x4 DQS configuration require remapping of the DQS signals to achieve compatibility between the EMIF IP and the JEDEC standard DIMM socket connections.

The necessary remapping is shown in the table below. You can implement this DQS remapping in either RTL logic or in your schematic wiring connections.

**Table 64. Mapping of DQS Signals Between DIMM and the EMIF IP**

DIMM			Intel Quartus Prime EMIF IP	
DQS0_A	DQ[3:0]_A		DQS0	DQ[3:0]_A
DQS5_A	DQ[7:4]_A		DQS1	DQ[7:4]_A
DQS1_A	DQ[11:8]_A		DQS2	DQ[11:8]_A
DQS6_A	DQ[15:12]_A		DQS3	DQ[15:12]_A
DQS2_A	DQ[19:16]_A		DQS4	DQ[19:16]_A
DQS7_A	DQ[23:20]_A		DQS5	DQ[23:20]_A
DQS3_A	DQ[27:24]_A		DQS6	DQ[27:24]_A
DQS8_A	DQ[31:28]_A		DQS7	DQ[31:28]_A
DQS4_A	CB[3:0]_A		DQS8	CB[3:0]_A
DQS9_A	CB[7:4]_A		DQS9	CB[7:4]_A
DQS0_B	DQ[3:0]_B		DQS10	DQ[3:0]_B
DQS5_B	DQ[7:4]_B		DQS11	DQ[7:4]_B
DQS1_B	DQ[11:8]_B		DQS12	DQ[11:8]_B
DQS6_B	DQ[15:12]_B		DQS13	DQ[15:12]_B
DQS2_B	DQ[19:16]_B		DQS14	DQ[19:16]_B
DQS7_B	DQ[23:20]_B		DQS15	DQ[23:20]_B
continued...				

DIMM			Intel Quartus Prime EMIF IP	
DQS3_B	DQ[27:24]_B		DQS16	DQ[27:24]_B
DQS8_B	DQ[31:28]_B		DQS17	DQ[31:28]_B
DQS4_B	CB[3:0]_B		DQS18	CB[3:0]_B
DQS9_B	CB[7:4]_B		DQS19	CB[7:4]_B

### Data Bus Connection Mapping Flow

1. Connect all FPGA DQ pins accordingly to DIMM DQ pins. No remapping is required.
2. DQS/DQSn remapping is required either on the board schematics or in the RTL code.

When designing a board to support x4 DQS groups, Intel recommends that you make it compatible for x8 mode, for the following reasons:

- Provides the flexibility of x4 and x8 DIMM support.
- Allows use of x8 DQS group connectivity rules.
- Allows use of x8 timing rules for matching. Adhere to x4/x8 interoperability rules when designing a DIMM interface, even if the primary use case is to support x4 DIMMs only, because doing so facilitates debug and future migration capabilities. Regardless, the rules for length matching for two nibbles in a x4 interface must match those of the signals for a corresponding x8 interface, as the data terminations are turned on and off at the same time for both x4 DQS groups in an I/O lane. If the two x4 DQS groups were to have significantly different trace delays, it could adversely affect signal integrity. Trace delays for two nibbles packed within the IO12 lanes are matched using the same guidelines as a single x8 byte lane.

### 6.2.4.5. Specific Pin Connection Requirements

#### PLL

You must constrain the PLL reference clock to the address and command sub-bank only.

- You must constrain differential reference clocks to pin indices 0 and 1 in lane AC2.
- The sharing of PLL reference clocks across multiple interfaces is permitted; however, pin indices 0 and 1 of lane 2 of the address and command sub-bank for all slave EMIF interfaces can be used only for supplying reference clocks. Intel recommends that you consider connecting these clock input pins to a reference clock source to facilitate greater system implementation flexibility.

**Note:** Intel Agilex 7 M-Series FPGAs do not support single-ended I/O PLL reference clocks for EMIF IP.

#### OCT

For DDR4, you must constrain the RZQ pin to pin index 2 in lane AC2.

- Every EMIF instance requires its own dedicated RZQ pin.
- The sharing of RZQ pins is not permitted.

### Address and Command

For DDR4, you must constrain the ALERT\_N pin to the address and command lanes only.

- In three-lane address and command schemes, you can place the ALERT\_N pin at pin index 8 in lane AC2 only.
- In four-lane address and command schemes, you can place the ALERT\_N pin at pin index 8 in lane AC2 or at pin index 8 in lane AC3. When you generate the IP, the resulting RTL specifies which connection to use.

### DQS/DQ/DDM

For DDR4 x8 DQS grouping, the following rules apply:

- You may use pin indices 0, 1, 2, 3, 8, 9, 10, and 11 within a lane for DQ mode pins only.
- You must use pin index 4 for the DQS\_t pin only.
- You must use pin index 5 for the DQS\_c pin only.
- You must ensure that pin index 7 remains unused. Pin index 7 is not available for use as a general purpose I/O.
- You must use pin index 6 for the DM/DBI\_N pin only.

For DDR4 x4 DQS grouping, the following rules apply:

- You may use pin indices 0, 1, 2, and 3 within a lane for DQ mode pins for the lower nibble only. Pin rotation within this group is permitted.
- You must use pin index 4 for the DQS\_t pin only of the lower nibble.
- You must use pin index 5 for the DQS\_c pin only of the lower nibble.
- You may use pin indices 8, 9, 10, and 11 within a lane for the DQ mode pins only for the upper nibble.
- Pin rotation within this group is permitted.
- You must use pin index 6 for the DQS\_t pin only of the upper nibble.
- You must use pin index 7 for the DQS\_c pin only of the upper nibble.

#### 6.2.4.6. Command and Address Signals

Command and address signals in SDRAM devices are clocked into the memory device using the CK or CK# signal. These pins operate at single data rate (SDR) using only one clock edge. The number of address pins depends on the SDRAM device capacity. The address pins are multiplexed, so two clock cycles are required to send the row, column, and bank address.

Although DDR4 operates in fundamentally the same way as other SDRAM, there are no dedicated pins for RAS#, CAS#, and WE#, as those are shared with higher-order address pins. DDR4 has CS#, CKE, ODT, and RESET# pins, similar to DDR3. DDR4 also has some additional pins, including the ACT# (activate) pin and BG (bank group) pins.

#### 6.2.4.7. Clock Signals

DDR4 SDRAM devices use CK and CK# signals to clock the address and command signals into the memory.

The memory uses these clock signals to generate the DQS signal during a read through the DLL inside the memory. The SDRAM data sheet specifies the following timings:

- $t_{DQSCK}$  is the skew between the CK or CK# signals and the SDRAM-generated DQS signal.
- $t_{DSH}$  is the DQS falling edge from CK rising edge hold time.
- $t_{DSS}$  is the DQS falling edge from CK rising edge setup time.
- $t_{DQSS}$  is the positive DQS latching edge to CK rising edge.

SDRAM devices have a write requirement ( $t_{DQSS}$ ) that states the positive edge of the DQS signal on writes must be within  $\pm 25\%$  ( $\pm 90^\circ$ ) of the positive edge of the SDRAM clock input. Therefore, you should generate the CK and CK# signals using the DDR registers in the IOE to match with the DQS signal and reduce any variations across process, voltage, and temperature. The positive edge of the SDRAM clock, CK, is aligned with the DQS write to satisfy  $t_{DQSS}$ .


#### 6.2.4.8. Data, Data Strobes, DM/DBI, and Optional ECC Signals

DDR4 SDRAM devices use bidirectional differential data strobes. Differential DQS operation enables improved system timing due to reduced crosstalk and less simultaneous switching noise on the strobe output drivers. The DQ pins are also bidirectional.

DQ pins in DDR4 SDRAM interfaces can operate in either  $\times 4$  or  $\times 8$  mode DQS groups, depending on your chosen memory device or DIMM, regardless of interface width. The  $\times 4$  and  $\times 8$  configurations use one pair of bidirectional data strobe signals, DQS and DQSn, to capture input data. However, two pairs of data strobes, UDQS and UDQS# (upper byte) and LDQS and LDQS# (lower byte), are required by  $\times 16$  configurations. A group of DQ pins must remain associated with its respective DQS and DQSn pins.


The DQ signals are edge-aligned with the DQS signal during a read from the memory and are center-aligned with the DQS signal during a write to the memory. The memory controller shifts the DQ signals by  $-90$  degrees during a write operation to center align the DQ and DQS signals. The PHY IP delays the DQS signal during a read, so that the DQ and DQS signals are center aligned at the capture register. Intel devices use a phase-locked loop (PLL) to center-align the DQS signal with respect to the DQ signals during writes and use dedicated DQS phase-shift circuitry to shift the incoming DQS signal during reads. The following figure shows an example where the DQS signal is shifted by  $90$  degrees for a read from the SDRAM.

**Figure 12. Edge-aligned DQ and DQS Relationship During a SDRAM Read in Burst-of-Four Mode**



The following figure shows an example of the relationship between the data and data strobe during a burst-of-four write.

**Figure 13. DQ and DQS Relationship During a SDRAM Write in Burst-of-Four Mode**



The memory device's setup ( $t_{DS}$ ) and hold times ( $t_{DH}$ ) for the DQ and DM pins during writes are relative to the edges of DQS write signals and not the CK or CK# clock. Setup and hold requirements are not necessarily balanced.

The DQS signal is generated on the positive edge of the system clock to meet the  $t_{DQSS}$  requirement. DQ and DM signals use a clock shifted  $-90$  degrees from the system clock, so that the DQS edges are centered on the DQ or DM signals when they arrive at the SDRAM. The DQS, DQ, and DM board trace lengths need to be tightly matched (within 20 ps).

The SDRAM uses the DM pins during a write operation. Driving the DM pins low shows that the write is valid. The memory masks the DQ signals if the DM pins are driven high. To generate the DM signal, Intel recommends that you use the spare DQ pin within the same DQS group as the respective data, to minimize skew.

The DM signal's timing requirements at the SDRAM input are identical to those for DQ data. The DDR registers, clocked by the  $-90$  degree shifted clock, create the DM signals.

DDR4 supports DM similarly to other SDRAM, except that in DDR4 DM is active LOW and bidirectional, because it supports Data Bus Inversion (DBI) through the same pin. DM is multiplexed with DBI by a Mode Register setting whereby only one function can be enabled at a time. DBI is an input/output identifying whether to store/output the true or inverted data. When enabled, if DBI is LOW, during a write operation the data is inverted and stored inside the DDR4 SDRAM; during a read operation, the data is inverted and output. The data is not inverted if DBI is HIGH. For Intel Agilex 7 interfaces, the DM/DBI pins do not need to be paired with a DQ pin.

Some SDRAM modules support error correction coding (ECC) to allow the controller to detect and automatically correct error in data transmission. The 72-bit SDRAM modules contain eight extra data pins in addition to 64 data pins. The eight extra ECC pins should be connected to a single DQS or DQ group on the FPGA.

### 6.3. DDR4 Board Design Guidelines

The following topics provide guidelines for improving the signal integrity of your system and for successfully implementing a DDR4 SDRAM interface on your system.

The following areas are discussed:

- comparison of various types of termination schemes, and their effects on the signal quality on the receiver
- proper drive strength setting on the FPGA to optimize the signal integrity at the receiver
- effects of different loading types, such as components versus DIMM configuration, on signal quality


It is important to understand the trade-offs between different types of termination schemes, the effects of output drive strengths, and different loading types, so that you can swiftly navigate through the multiple combinations and choose the best possible settings for your designs.

The following key factors affect signal quality at the receiver:

- Leveling and dynamic ODT
- Proper use of termination
- Layout guidelines

As memory interface performance increases, board designers must pay closer attention to the quality of the signal seen at the receiver because poorly transmitted signals can dramatically reduce the overall data-valid margin at the receiver. The following figure shows the differences between an ideal and real signal seen by the receiver.

**Figure 14. Ideal and Real Signal at the Receiver**



### 6.3.1. Terminations for DDR4 with Intel Agilex 7 M-Series Devices

The following topics describe considerations specific to DDR4 external memory interface protocols on Intel Agilex 7 M-Series devices.

#### 6.3.1.1. Dynamic On-Chip Termination (OCT)

Depending upon the  $R_s$  (series) and  $R_t$  (parallel) OCT values that you want, you should choose appropriate values for the RZQ resistor and connect this resistor to the RZQ pin of the FPGA.

Refer to the *External Memory Interfaces Intel Agilex 7 M-Series FPGA IP* parameter editor to determine the supported termination values.



#### 6.3.1.2. Dynamic On-Die Termination (ODT) in DDR4

In DDR4, in addition to the Rtt\_nom and Rtt\_wr values, which are applied during read and write respectively, a third option called Rtt\_park is available. When Rtt\_park is enabled, a selected termination value is set in the DRAM when ODT is driven low.

Refer to the DDR4 JEDEC\* specification or your memory vendor data sheet for details about available termination values and functional description for dynamic ODT in DDR4 devices.

#### 6.3.1.3. Choosing Terminations on Intel Agilex 7 M-Series FPGA Devices

To determine optimal on-chip termination (OCT) and on-die termination (ODT) values for best signal integrity, you should simulate your memory interface in HyperLynx or a similar tool, using a simulation model extracted from the PCB of your memory interface channel.

If the optimal OCT and ODT values as determined by simulation are not available in the list of available values in the parameter editor, select the closest available termination values for OCT and ODT.

For information about available ODT choices, refer to your memory vendor data sheet.

#### 6.3.1.4. On-Chip Termination Recommendations for Intel Agilex 7 M-Series FPGA Devices

In the EMIF IP parameter editor you can select values from drop-down lists for each of the following:

- output mode drive strength for the address/command bus.
- output mode drive strength for the memory clock.
- output mode drive strength for the data bus.
- input mode termination strength for the data bus.

The range of available values may vary, depending on your memory protocol and silicon revision.

You can use the default values as starting points; however, for best results, you should sweep the entire range of legal values and generate multiple hardware designs to determine the optimal settings for your board and memory device.

Once you have found the optimal settings for your design, uncheck the **Use Default I/O settings** checkbox and use your optimal settings for all future compilations, even if those settings align with the default settings. This ensures that your settings are preserved if the IP is upgraded to a future version.

### 6.3.2. General Layout Routing Guidelines


Follow the guidelines in this section for routing from the FPGA to memory for Intel Agilex 7 M-Series devices.

For maximum channel margin, you should consider the following general routing optimizations during the layout design phase:

- When routing the memory interface, ensure that there are solid ground reference planes without any plane splits or voids, to ensure an uninterrupted current return path.
- For signal vias in layer transitions, you must place ground stitching vias close by, within 80 mil in distance (closer is better), and in between signal vias, to minimize crosstalk among signal vias. Avoid any unnecessary signal layer transitions to minimize crosstalk, loss, and skews.
- Trace impedance plays an important role in signal integrity; board designers must follow impedance recommendations for each signal group and configuration according to the guidelines in this document. If you use a different stackup than the reference stackup in the PCB design, you must tune the trace width and geometries to achieve the impedance recommendations.
- Intel recommends using 45-degree angles (not sharp 90-degree corners) when routing signal turns. Use  $3 \times h$  spacing for serpentine routing, where  $h$  is the height or distance from the trace to the nearest GND reference plane.
- Avoid referencing a signal to both power and ground planes at the same time (dual referencing), for signal return paths. When this cannot be avoided, ensure that the closer reference plane is solid ground, and the far side power plane is not noisy.
- Avoid routing two internal signal layers adjacent to each other (dual stripline routing). When this cannot be avoided, use angled routing between two signal layers to minimize crosstalk and coupling between the layers.
- Follow time-domain length and skew matching rules to ensure that your interface meets timing requirements. You should route signals from the same byte or group together on the same layer to avoid any out-of-phase crosstalk caused by varying layer transition lengths.
- To optimize memory interface margins, Intel recommends the following routing strategies:
  - For DIMM configurations, route DQ and DQS signals on shallow layers with short via transition lengths, because they have tighter timing margins than address, command, and control signals. (Shallow layers are those above the PCB core where via transition lengths are short.)
  - For discrete device configurations, route address, command, and control signals on shallow layers.


- For boards thicker than 65 mil, Intel recommends alternating adjacent FPGA EMIF BGA/ball rows with deep and shallow board via transitions to minimize crosstalk between adjacent bytes. This method is illustrated in the following figure:

**Figure 15. Recommended alternate adjacent via transitions to avoid crosstalk between adjacent bytes**




- For boards thicker than 65 mil, using the pin-through-hole (PTH) type of DIMM connector, Intel recommends implementing a loop-routing-around-DIMM-pin structure (Lcomp) to improve impedance matching between signal routing and the DIMM connector. Refer to the following figure.

**Figure 16. Recommended Lcomp structure for better impedance matching**




- For PCB designs using a surface mount technology (SMT) type of DIMM connector, Intel recommends placing a cutout (void) in the ground reference plane underneath the connector pads for DDR4 signals to minimize connector pad capacitance. Refer to the following figure for the recommended cutout on ground reference plane underneath the connector pad on surface layer.


**Figure 17. Recommended Cutout on Ground Reference Plane**



**Figure 18. Closeup View of Connections**



**Figure 19. Closeup View of Connections**



### 6.3.3. Reference Stackup

This topic illustrates the reference stackup on which EMIF routing design guidelines are based.


It is important to understand that trace geometry such as width, thickness, and edge-to-edge spacing, and the distance to reference planes, all impact trace impedance and crosstalk levels.

**Table 65. Reference stackup details**

Layer	Type	Thickness
<b>SM TOP</b>		0.5
<b>L1</b>	signal	1.8
<b>D1</b>	prepreg	2.7
<b>L2</b>	gnd/power	1.2
<b>D2</b>	core	4.0
<b>L3</b>	signal	1.2
<b>D3</b>	prepreg	6.3
<b>L4</b>	gnd/power	1.2
<b>D4</b>	core	4.0
<b>L5</b>	signal	1.2
<b>D5</b>	prepreg	6.3
<b>L6</b>	gnd/power	1.2
<b>D6</b>	core	4.0
<b>L7</b>	signal	1.2
<b>D7</b>	prepreg	6.3
<b>L8</b>	gnd	1.2
<b>D8</b>	core	4
	Power	1.2
	prepreg	6.3
	power	1.2
	core	4
	gnd	1.2
	prepreg	6.3
	power	1.2
	core	4
<b>L9</b>	gnd	1.2
<b>D9</b>	prepreg	6.3
<b>L10</b>	signal	1.2
<i>continued...</i>		

Layer	Type	Thickness
D10	core	4.0
L11	gnd/power	1.2
D11	prepreg	6.3
L12	signal	1.2
D12	core	4.0
L13	gnd/power	1.2
D13	prepreg	6.3
L14	signal	1.2
D14	core	4.0
L15	gnd/power	1.2
D15	prepreg	2.7
L16	signal	1.8
SM BOT		0.5
	Total	120.1

**Figure 20. Reference trace geometries**



The reference stackup height is selected to be 120 mil to cover maximum signal via coupling (110mil) in simulation while extracting EMIF design guideline. Intel recommends that board designers do not exceed 110mil signal via coupling (stripline routing on inner layers) in the EMIF layout PCB design for DDR4 interfaces.

If the PCB stackup exceeds 120 mil in height, Intel recommends routing EMIF signals on upper layers, not to exceed more than 110 mil of signal via coupling.


The reference stackup materials in the above figure are selected as FR4, to represent worst-case signal loss in design phase simulation. In case of low-loss materials, the maximum end-to-end routing length shall be larger than the recommended end-to-end routing length in the design guidelines; however, you must perform time-domain channel simulation to ensure that timing requirements are met.

### 6.3.4. Intel Agilex 7 M-Series EMIF-Specific Routing Guidelines for Various DDR4 Topologies

This section discusses EMIF-related layout guidelines for Intel Agilex 7 M-Series devices.

The Intel Agilex 7 M-Series family pin floorplan is a HEX pattern with 1mm pitch. The following figure shows an example of DDR routing for an IO12 (one-byte data) on PCB within FPGA fan-out region.

**Figure 21. Intel Agilex 7 1mm HEX pin pattern/floorplan and recommended routing for one byte of data (IO12)**



The following general notes apply to the EMIF routing guidelines tables in subsequent topics:

- All spacing requirements are the minimum requirement to be met on PCB in EMIF routing guideline table.
- Breakout (BO1/BO2) spacings have two different values in guideline tables. The first value represents minimum spacing between two signals routed as a pair (tightly coupled signals); this value is marked as A (5 mil) in the above figure. The second value represents minimum spacing between two pairs, and is marked as B (17 mil) in the above figure.
- Main route (M) spacings have both value in mil and formula. In formula,  $h$  represents the trace-to-nearest-reference-plane height or distance. In cases using a stackup different than the reference stackup, board designers shall use formula to calculate the correct spacing requirements.
- There is no differential impedance target for CLK nor DQS. Board designers shall follow single-ended impedance target and keep the signals within the pair closely coupled, within 3-4 mil spacing. For information on DQS/DQSB and CLK/CLKB, refer to the [Skew Matching Guidelines for DDR4 DIMM Topologies](#) and [Skew Matching Guidelines for DDR4 Discrete Topologies](#) tables, for DIMM and discrete device implementations, respectively.




- In guideline tables, *SL* stands for stripline routing recommendation and *US* stands for upper surface (Microstrip) routing recommendation.
- The trace width value/geometry in guideline tables stands for trace designed for target impedance based on the reference stackup. This trace geometry shall be designed based on actual stackup and target impedance in guideline table.
- In guideline tables, *BO1* and *BO2* represent fan-out routing lengths. *M* stands for out of fan-out (PCB main) routing lengths

#### 6.3.4.1. One DIMM per Channel (1DPC) for UDIMM, RDIMM, and SODIMM DDR4 Topologies

The interface covers data bytes (DQ/DQS), address signals, command signals (BA, BG, RAS, CAS, WE, ACT, PAR), control signals (CKE, CS, ODT) and clocks (CLK).


The following figure illustrates the signal connection topology for a PTH type of connector for UDIMM and RDIMM topologies.

**Figure 22. Signal connections for DDR4 1DPC DIMM configuration using PTH DIMM connector**



The following figure illustrates the signal connection topology for an SMT type of connector for UDIMM, RDIMM, and SODIMM topologies.

**Figure 23. Signal connections for DDR4 1DPC DIMM configuration using SMT DIMM connector**



The following table provides specific routing guidelines for one DIMM per channel in UDIMM, RDIMM, and SODIMM topologies for all supported signals in the interface.




Table 66. Specific DDR4 1DPC routing guidelines for UDIMM, RDIMM, and SODIMM configurations

Signal Group	Segment	Routing Layer	Max Length (mil)		Target Zse (ohms)	Target Width, W (mil)	Trace Spacing, S1 (mil): Within Group	Trace Spacing, S2 (mil): CMD/CTRL/CLK to DQ/DQS	Trace Spacing, S3 (mil): DQ Nibble to Nibble	Trace Spacing (mil): Within DIFF pair	Trace Spacing (mil): DQS pair to DQ	Trace Spacing (mil): CLK pair to CMD/CTRL/CKE	Channel to Channel Spacing (DQ to DQ, between two channels)
			Segment	Total MB									
CLK	BO1	US	50	4500		4	5, 17	5, 17		4		17	
	BO2	SL	1000		4	5, 17	5, 17		4		17		
	M	SL			4.5		12 (3h)		4		12 (3)		
	BI	US	50		4		12 (3h)		4		12 (3h)		
CMD, CTRL, ALERT	BO1	US	50	4500		4	5, 17	5, 17					
	BO2	SL	1000		4	5, 17	5, 17						
	M	SL			4.5	8 (2h)	12 (3h)						
	BI	US	100		4	8 (2h)	12 (3h)						
DQ	BO1	US	50	4500		3	5, 17		17				17
	BO2	SL	1000		3	5, 17		17				17	
	M	SL			3.5	8 (2h)		12 (3h)				16 (4h)	
	BI	US	50		3.5	8 (2h)		12 (3h)				16 (4h)	
DQS	BO1	US	50	4500		3	5, 17			4	17		
	BO2	SL	1000		3	5, 17			4	17			
	M	SL			3.5				4	12 (3h)			
	BI	US	50		3.5								
For an explanation of the guidelines represented in this table, refer to the bullet points immediately following <a href="#">Intel Agilex 7 M-Series EMIF-Specific Routing Guidelines for Various DDR4 Topologies</a> on page 78.													

The following figure shows the RESET signal scheme and routing guideline for one DIMM per channel topologies.

**Figure 24. Reset scheme for 1DPC DIMM topologies**



The target impedance for the RESET signal is 50 ohms. The RESET signal shall have at least  $3 \times h$  (where  $h$  stands for trace to nearest reference plane height or distance) spacing to other nearby signals on the same layer. The end-to-end RESET trace length is not limited but shall not exceed 5 inches.

#### 6.3.4.2. Skew Matching Guidelines for DIMM Configurations

The guidelines in this topic apply to any DIMM topology, regardless of DIMM type or number of ranks.

Board designers must observe the following guidelines for DDR4 DIMM skew matching:

- Perform skew matching in time (picoseconds) rather than in actual trace length, to better account for via delays when signals are routed on different layers.
- Include both package per-pin skew and PCB delay when performing skew matching.
- Skew (length) matching for the alert signal is not required.

The following table provides skew matching guidelines for DDR4 DIMM topologies.

**Table 67. Skew Matching Guidelines for DDR4 DIMM Topologies**

DIMM Skew Matching Rule	Length in Time (ps)
Length matching between DQS and CLK	$-255\text{ps} < \text{CLK} - \text{DQS} < 425\text{ps}$
Length matching between DQ and DQS within byte	$-3.5\text{ps} < \text{DQ} - \text{DQS} < 3.5\text{ps}$
Length matching between DQS and DQS#	$< 1\text{ps}$
Length matching between CLK and CLK#	$< 1\text{ps}$
Length matching between CLK0 and CLK1	$< 8\text{ps}$
Length matching between CMD/ADDR/CTRL and CLK	$-20\text{ps} < \text{CLK} - \text{CMD/ADDR/CTRL} < 20\text{ps}$
Length matching among CMD/ADDR/CTRL within each channel	$< 20\text{ps}$
Include package length in skew matching for FPGA device with no migration	Required
Include package length in skew matching for FPGA device with migration when all package net length are available	It is recommended to use the final migrated package net length
Include package length in skew matching for FPGA device with migration when all package net length are not available	Not recommended

### 6.3.4.3. Power Delivery Recommendations for the Memory / DIMM Side

This topic describes power distribution network (PDN) design guidelines for one DIMM per channel (1DPC) memory interfaces at the DIMM/memory side.

**Note:** For information on power distribution network design at the FPGA to meet timing margins, refer to the AG014 PDN design guideline.

In the following table, the number of decoupling capacitors is based on a single channel. If multiple channels are sharing the same power rail at the DIMM, the number of decoupling capacitors at the DIMM must be scaled accordingly.

Physically small decoupling capacitors are recommended to minimize area, inductance, and resistance on the PDN path on the printed circuit board.

**Table 68. Required Decoupling Capacitors on the PCB for the Memory/DIMM Side**

Memory Configuration	Power Domain	Decoupling Location	Quantity × Value (size)
DDR4 1DPC	VDDQ	4 near each side of DIMM connector close to VDDQ pins	8 × 47uF (0805)
		4 near each side of DIMM connector close to VDDQ pins	8 × 1uF (0402)
	VTT	Place capacitor on VTT plane close to DIMM	1 × 47uF (0805)
		Place capacitor on VTT plane close to DIMM	2 × 1uF (0402)
	VPP	Place capacitor close to DIMM	1 × 47uF (0805)
		Place capacitor close to DIMM	1 × 1uF (0402)
	VDDSPD	Place capacitor close to DIMM	1 × 0.1uF (0402)
		Place capacitor close to DIMM	1 × 2.2uF (0402)

### 6.3.5. DDR4 Routing Guidelines: Discrete (Component) Topologies

This section discusses two topologies for down-memory configurations: DDR4 single rank × 8 and DDR4 single rank × 16 for a 72 bit interface.


Intel strongly recommends that you perform simulations using extracted PCB models to ensure that component topologies remain robust under all PCB manufacturing tolerances. Also, carefully consider the number of components on the flyby chain, because every additional component on the flyby chain reduces timing margin on the address/command bus. Take care to provide a proper VTT termination voltage network with a reference voltage that feeds back to the  $V_{REFCA}$  input of every component on the flyby chain. Intel Agilex 7 M-Series FPGA circuitry cannot compensate for discontinuities or trace length mismatches along the flyby chain, or for crosstalk between address/command or DQ signals.

### 6.3.5.1. Single Rank x 8 Discrete (Component) Topology

Nine memory devices are required to cover 72 bits of data in a single channel, with one rank and x8 memory devices.

The interface covers data bytes (DQ/DQS), address signals (BA, BG, RAS, CAS, WE, ACT, PAR), control signals (CKE, CS, ODT) and clocks (CLK).

**Figure 25. Signal connections for DDR4 Single Rank x 8 Discrete Topology (9 memory devices to cover 72 bits)**



**Table 69. Specific Routing Guidelines for Single Rank x8 Discrete Memory Topology for All Supported Signals in the Interface**

Signal Group	Segment	Routing Layer	Max Length (mil)		Target Zse (ohm)	Trace Width, W (mil)	Trace Spacing, S1 (mil): Within Group	Trace Spacing, S2 (mil): CMD/CTRL/CLK to DQ/DQS	Trace Spacing, S3 (mil): Nibble to Nibble	Trace Spacing (mil): Within DIFF pair	Trace Spacing (mil): DQS pair to DQ	Trace Spacing (mil): CLK pair to CMD/CTRL/CKE	Rtt / Ctt
			Segment	Total MB									
CLK	BO1	US	50	To first DRAM: 4000 To last DRAM: 9600		4	5, 17	17		4		17	R1=36Ω C1=10nF
	BO2	SL	1000			4	5, 17	17		4		17	
	M	SL			40	5.5		12 (3h)		4		12 (3h)	
	BI1	US	50			3		12 (3h)		4		12 (3h)	
	BI2	SL	700		50	3		12 (3h)		4		12 (3h)	
	T1	SL	300			3		12 (3h)		4		12 (3h)	
	T2	US	50			3		12 (3h)		4		12 (3h)	
CMD, CTRL, Alert	BO1	US	50	To first DRAM: 4000 To last DRAM: 9600		4	5, 17	17					R1=36Ω alert_n requires an external pullup resistor to VDD (1.2V) of approximately 1KΩ.
	BO2	SL	1000			4	5, 17	17					
	M	SL			40	5.5		12 (3h)					
	BI1	US	50			3		12 (3h)					
	BI2	SL	700		50	3		12 (3h)					
	T1	SL	300			3		12 (3h)					
	T2	US	50			3		12 (3h)					
DQ	BO1	US	50	5000		4	5, 17		17				
	BO2	SL	1000			4	5, 17		17				
	M	SL			45	4.5			12 (3h)				
	BI	US	50			4			12 (3h)				
DQS	BO1	US	50	5000		4				4	17		
	BO2	SL	1000			4				4	17		
continued...													


Signal Group	Segment	Routing Layer	Max Length (mil)		Target Zse (ohm)	Trace Width, W (mil)	Trace Spacing, S1 (mil): Within Group	Trace Spacing, S2 (mil): CMD/CTRL/CLK to DQ/DQS	Trace Spacing, S3 (mil): DQ Nibble to Nibble	Trace Spacing (mil): Within DIFF pair	Trace Spacing (mil): DQS pair to DQ	Trace Spacing (mil): CLK pair to CMD/CTRL/CKE	Rtt / Ctt
			Segment	Total MB									
	M	SL			45	4.5				4	12 (3h)		
	BI	US	50			4				4	12 (3h)		
For an explanation of the guidelines represented in this table, refer to the bullet points immediately following Figure 21 on page 79.													

### 6.3.5.2. Single Rank x 16 Discrete (Component) Topology

Five memory devices are required to cover 72 bits of data in a single channel, with one rank and ×16 memory devices.

The interface covers data bytes (DQ/DQS), address signals, command signals (BA, BG, RAS, CAS, WE, ACT, PAR), control signals (CKE, CS, ODT) and clocks (CLK).

**Figure 26. Signal connections for DDR4 Single Rank x 16 Discrete Topology (5 memory devices to cover 72 bits)**



**Table 70. Specific Routing Guidelines for Single Rank x16 Discrete Memory Topology for All Supported Signals in the Interface**

Signal Group	Segment	Routing Layer	Max Length (mil)		Target Zse (ohm)	Trace Width, W (mil)	Trace Spacing, S1 (mil): Within Group	Trace Spacing, S2 (mil): CMD/CTRL/CLK to DQ/DQS	Trace Spacing, S3 (mil): DQ Nibble to Nibble	Trace Spacing (mil): Within DIFF pair	Trace Spacing (mil): DQS pair to DQ	Trace Spacing (mil): CLK pair to CMD/CTRL/CKE	Rtt / Ctt
			Segment	Total MB									
CLK	BO1	US	50	To first DRAM: 4000. To last DRAM: 6800.		4	5, 17	17		4		17	R1=36Ω, C1=10nF
	BO2	SL	1000			4	5, 17	17		4		17	
	M	SL			40	5.5		12 (3h)		4		12 (3h)	
	BI1	US	50			3		12 (3h)		4		12 (3h)	
	BI2	SL	700		50	3		12 (3h)		4		12 (3h)	
	T1	SL	300			3		12 (3h)		4		12 (3h)	
	T2	US	50			3		12 (3h)		4		12 (3h)	
CMD, CTRL, Alert	BO1	US	50	To first DRAM: 4000. To last DRAM: 6800.		4	5, 17	17					R1=36Ω, alert_n requires an external pullup resistor to VDD (1.2V) of approximately 1KΩ.
	BO2	SL	1000			4	5, 17	17					
	M	SL			40	5.5	8 (2H)	12 (3h)					
	BI1	US	50			3	8 (2H)	12 (3h)					
	BI2	SL	700		50	3	8 (2H)	12 (3h)					
	T1	SL	300			3	8 (2H)	12 (3h)					
	T2	US	50			3	8 (2H)	12 (3h)					
DQ	BO1	US	50	5000		4	5, 17		17				
	BO2	SL	1000			4	5, 17		17				
	M	SL			45	4.5	8 (2H)		12 (3h)				
	BI	US	50			4	8 (2H)		12 (3h)				
DQS	BO1	US	50	5000		4				4	17		
	BO2	SL	1000			4				4	17		
continued...													



Signal Group	Segment	Routing Layer	Max Length (mil)		Target Zse (ohm)	Trace Width, W (mil)	Trace Spacing, S1 (mil): Within Group	Trace Spacing, S2 (mil): CMD/CTRL/CLK to DQ/DQS	Trace Spacing, S3 (mil): DQ Nibble to Nibble	Trace Spacing (mil): Within DIFF pair	Trace Spacing (mil): DQS pair to DQ	Trace Spacing (mil): CLK pair to CMD/CTRL/CKE	Rtt / Ctt
			Segment	Total MB									
	M	SL			45	4.5				4	12 (3h)		
	BI	US	50			4				4	12 (3h)		


For an explanation of the guidelines represented in this table, refer to the bullet points immediately following Figure 21 on page 79.

### 6.3.5.3. ADDR/CMD Reference Voltage/RESET Signal Routing Guidelines for Single Rank x 8 and Single Rank x 16 Discrete (Component) Topologies

The target impedance for the RESET signal is 50 ohms. The RESET signal must have at least  $3 \times h$  (where  $h$  is the distance from the trace to the nearest reference plane) spacing to other nearby signals on the same layer. The end-to-end RESET trace length is not limited but must not exceed 5 inches to the first DRAM.

The following figure shows the RESET routing scheme, which you can apply to both single rank x 8 and single rank x16 topologies.


**Figure 27. RESET Scheme for Single Rank x8 and Single Rank x16 Topologies**



The Address/Command reference voltage input ( $V_{REF\_CA}$ ) must track the  $V_{TT}$  regulator output as closely as possible. There are two methods to achieve this:


One method is to use a regulator that provides a dedicated tracking voltage reference output that can be connected directly to memory component  $V_{REF\_CA}$  inputs, as shown in the figure below.

**Figure 28. VTT Regulator Supplies  $V_{REF\_CA}$  Output**



A second method is to create a voltage divider using precision resistors. Place the resistor network in a location that is likely to track IR losses on the  $V_{DD}$  supply due to memory loading (that is, close to the  $V_{TT}$  regulator or memory components, rather than next to the  $V_{DD}$  regulator output). The following figure illustrates this configuration.

**Figure 29. Resistor Divider Provides the  $V_{REF\_CA}$  Signal**



Intel recommends using a PCB trace width of at least 10 mils for  $V_{REF\_CA}$  routing. The  $V_{REF\_CA}$  signal must have at least  $3 \times h$  spacing (where  $h$  is the distance or height from the trace to the nearest reference plane) to other nearby signals on the same layer.

#### 6.3.5.4. Skew Matching Guidelines for DDR4 Discrete Configurations

This topic describes skew matching guidelines for single rank x 8 and single rank x 16 topologies.

Observe the following rules when skew matching DDR4 discrete configurations:

- Perform skew matching in time (picoseconds) rather than in actual trace length, to better account for via delays when signals are routed on different layers.
- Include both package per-pin skew and PCB delay when performing skew matching.
- Skew (length) matching for the alert signal is not required.

The following table provides skew matching guidelines for DDR4 down-memory topologies.

**Table 71. Skew Matching Guidelines for DDR4 Discrete Topologies**

DDR4 Device-down Length Matching Rules	Length Matching in Time (ps)
Skew matching between DQS and CLK	$-85\text{ps} < \text{CLK} - \text{DQS} < 935\text{ps}$
Skew matching between DQ and DQS within byte	$-3.5\text{ps} < \text{DQ} - \text{DQS} < 3.5\text{ps}$
Skew matching between DQS and DQS#	$< 1\text{ps}$
Skew matching between CLK and CLK#	$< 1\text{ps}$
Skew matching between CMD/ADDR/CTRL and Clock	$-20\text{ps} < \text{CLK} - \text{CMD/ADDR/CTRL} < 20\text{ps}$
Skew matching among CMD/ADDR/CTRL within each channel	$< 20\text{ps}$
Include package length in skew matching for FPGA device with no migration	Required
Include package length in skew matching for FPGA device with migration when all package net length are available	It is recommended to use the final migrated package net length
Include package length in skew matching for FPGA device with migration when all package net length are not available	Not recommended

### 6.3.5.5. Power Delivery Recommendations for DDR4 Discrete Configurations

This topic describes power distribution network (PDN) design guidelines for the memory side in discrete topologies.

**Note:** For information on power distribution network design at the FPGA to meet timing margins, refer to the Intel Agilex 7 M-Series PDN design guidelines.

In the following table, the number of decoupling capacitors is based on a single channel. If multiple channels are sharing the same power rail, the number of decoupling capacitors at the memories must be scaled accordingly for all channels.

Physically small decoupling capacitors are recommended to minimize area, inductance, and resistance on the PDN path on the printed circuit board.

**Table 72. Required Decoupling Capacitors on the PCB for the Memory Side**

Memory Configuration	Power Domain	Decoupling Location	Quantity x Value (size)
Discrete (Component) Single Rank x8	VDDQ/VDD shorted	4 near each x8 DRAM device	36 x 1uF (0402)
		Distribute around DRAM devices	9 x 10uF (0603)
	VPP	2 near each x8 DRAM device	18 x 1uF (0402)
		Distribute around DRAM devices	5 x 10uF (0603)
	VTT	Place near Rtt (termination resistors)	16 x 1uF (0402)
		Place near Rtt (termination resistors)	4 x 10uF (0603)
Discrete (Component) Single Rank x16	VDDQ/VDD shorted	4 near each x16 DRAM device	18 x 1uF (0402)
		Distribute around DRAM devices	5 x 10uF (0603)
	VPP	2 near each x16 DRAM device	10 x 1uF (0402)
		Distribute around DRAM devices	3 x 10uF (0603)
	VTT	Place near Rtt (termination resistors)	8 x 1uF (0402)
		Place near Rtt (termination resistors)	2 x 10uF (0603)

### 6.3.5.6. Intel Agilex 7 M-Series EMIF Pin Swapping Guidelines

In Intel Agilex 7 M-Series devices, EMIF pin swapping is allowed under certain conditions.

A byte lane in an EMIF data byte includes 12 signal pins (pins 0,1,2,3,4,5,6,7,8,9,10,11) at the package level. These 12 x I/O pins are arranged into 6 groups of 2 pins each, called *pairs* (pair 0 for pins 0/1, pair 1 for pins 2/3, pair 2 for pins 4/5, pair 3 for pins 6/7, pair 4 for pins 8/9, and pair 5 for pins 10/11).

### 6.3.5.6.1. DDR4 Byte Lane Swapping

The data lane can be swapped when the byte-lanes are utilized as DQ/DQS pins. Byte lane swapping on utilized lanes is allowed when you swap all the DQ/DQS/DM/DBI pins in the same byte lane with the other utilized byte lane.

**Table 73. Byte Lane Swapping**

Address/ Command Scheme	Data Width usage	BL7 [P95:P84 ]	BL6 [P83:P72 ]	BL5 [P71:P60 ]	BL4 [P59:P48 ]	BL3 [P47:P36 ]	BL2 [P35:P24 ]	BL1 [P23:P12 ]	BL0 [P11:P0 ]
Scheme 2	DDR4 x32 + ECC	DQ[ECC]	DQ3	DQ[2]	DQ[1]	AC2	AC1	AC0	DQ[0]
Scheme 2	DDR4 x40	DQ[4]	DQ[3]	DQ[2]	DQ[1]	AC2	AC1	AC0	DQ[0]

#### Example 1: DDR4 x 32 +ECC implemented with AC Scheme 2

BL7 is used as ECC DQ lane, while Lane 0, 4, 5 and 6 are used DQ lanes. Byte lane swapping between BL0,4,5,6,7 is allowed.

#### Example 2: DDR4 x 40 implemented with AC Scheme 2

BL0,4,5,6,7 are used as DQ lanes. Byte lane swapping between BL0,4,5,6,7 is allowed.

### 6.3.5.6.2. DDR4 Address and Command and CLK Lane

Address and command and control signals in a bank cannot be swapped.

Pin mapping must adhere to the requirements defined in the table in the [Address and Command Pin Placement for DDR4](#) topic.

You cannot swap address and command lanes. You cannot swap among AC1/AC2/AC3/AC4 lanes. The address and command lane placement must adhere to the specific placement defined in the table in the [DDR4 Data Width Mapping](#) topic.

The T and C lanes for the CLKt/c cannot be swapped with each other, nor can the T and C lanes for the DQS-T/DQS-N be swapped with each other.

### 6.3.5.6.3. DDR4 Interface x8 Data Lane

A byte lane in an external memory interface consists of 12 signal pins, denoted 0-11.

For DDR4 interfaces composed of x8 devices, two pins are reserved for DQS-T and DQS-C signals, one pin is reserved for the optional DM/DBI signal, one pin must be reserved, and the remaining eight pins are for DQ signals. One-byte data lane must be

assigned for each byte lane, where the byte lane covers DQ [0:7], DQS\_T/DQS\_C and DBI\_N. The following are EMIF I/O pin swapping restrictions applicable to a DDR4 interface with a x8 data lane:

- DQS\_T must go to pin 4 in IO12 pins.
- DQS\_C must go to pin 5 in IO12 pins.
- DBI\_N must go to pin 6 in IO12 pins. If the interface does not use the DBI\_N pin, this pin 6 in IO12 lane must remain unconnected.
- Pin 7 in IO12 lane remains unconnected. Intel recommends that you connect this pin 7 to the T<sub>DQS</sub> dummy load of the memory component and route it as a differential trace along with DBI\_N (pin 6). This facilitates x4 or x8 data interoperability in DIMMs configuration.
- You can connect data byte (DQ [0:7]) to any pins [0,1,2,3,8,9,10,11] in the byte lane. Any permutation within selected pins is permitted.

**Table 74. Pin Swapping Rules for DDR4 x8 Interfaces**

Pin Index Within Byte Lane	DDR4 x8 Data Lane Function	Swap Consideration
0	DQ Pin	Swap group A
1	DQ Pin	Swap group A
2	DQ Pin	Swap group A
3	DQ Pin	Swap group A
4	DQS-T Pin	Fixed location (not swappable)
5	DQS-C Pin	Fixed location (not swappable)
6	DM/DBI Pin	Fixed location (not swappable)
7	Unused	Fixed location (not swappable)
8	DQ Pin	Swap group A
9	DQ Pin	Swap group A
10	DQ Pin	Swap group A
11	DQ Pin	Swap group A

#### 6.3.5.6.4. DDR4 Interface x4 Data Lane

For DDR4 x4 interfaces, two nibbles must be packed into the same IO12 lane.

Four pins are reserved for DQS\_T and DQS\_C signals and the remaining eight pins implement the DQ signals. The IO12 lane is divided into upper and lower halves to accommodate each nibble. You cannot swap signals belonging to one nibble with signals belonging to the other nibble. DQ signals within a nibble swap group may be swapped with each other. You may also swap entire nibbles—that is, nibble 0 and nibble 1—with each other provided the DQS pin functionality transfers to the correct pin locations. However, this process is not recommended for JEDEC-compliant DIMM interfaces, as it prohibits the interoperability between DIMMs constructed with x4 components and DIMMs constructed with x8 components.

The following table lists the supported pin functionality in x4 mode and the pins that may be swapped with each other. Pins belonging to the same swap group may be freely interchanged with each other.

**Table 75. Pin Swapping Rules for DDR4 x4**

Pin Index Within Byte Lane	DDR4 x4 Data Lane Function	Swap Consideration	
0	DQ Pin (lower nibble)	Swap group A	Nibble 0
1	DQ Pin (lower nibble)	Swap group A	
2	DQ Pin (lower nibble)	Swap group A	
3	DQ Pin (lower nibble)	Swap group A	
4	DQS_T Pin (lower nibble)	Fixed location (not swappable)	
5	DQS_C Pin (lower nibble)	Fixed location (not swappable)	
6	DQS_T Pin (upper nibble)	Fixed location (not swappable)	Nibble 1
7	DQS_C Pin (upper nibble)	Fixed location (not swappable)	
8	DQ Pin (upper nibble)	Swap group B	
9	DQ Pin (upper nibble)	Swap group B	
10	DQ Pin (upper nibble)	Swap group B	
11	DQ Pin (upper nibble)	Swap group B	

- Nibble 1 must correspond to DQS[17:9] on a physical JEDEC-compliant DIMM for x4/x8 interoperability.
- Nibbles 0 and 1 must follow the same skew matching rules among all 12 signals in the IO12 lane as are specified for a x8-based DQS group.

*Note:*

- Although the current version of the Intel Quartus Prime software may not enforce all of the rules listed in the above table, be aware that all of these rules may be enforced in later versions of the software.
- At present, the Intel Quartus Prime software checks the following:
  - Address and command pin placement, per the table in the [Address and Command Pin Placement for DDR4](#) topic, or the *Intel Agilex 7 External Memory Interface Pin Information* file, which is available here: [Pin-Out Files for Intel FPGA Devices](#).
  - For x8, the Intel Quartus Prime software checks the following:
    - DQS T/C are on pin index 4 and pin index 5 in a byte lane.
    - DM/DBI is on pin index 6.
    - DQ[x] are on pin indices [11:8] and [3:0].
  - For x4, the Intel Quartus Prime software checks the following:
    - DQS T/C on pin index 4 and pin index 5 and associated DQs are within the corresponding byte lane.
    - DQS T/C on pin index 6 and pin index 7 and associated DQs are within the corresponding byte lane.

You are responsible for ensuring that these conditions are met.

- The Intel Quartus Prime software does not currently check whether DQ pins associated with the lower nibble DQS are actually placed in pin[3:0] or whether DQ pins associated with the upper nibble DQS are actually placed in pin[11:8].



## 7. Intel Agilex 7 M-Series FPGA EMIF IP – DDR5 Support

This chapter contains IP parameter descriptions and pin planning information for Intel Agilex 7 M-Series FPGA external memory interface IP for DDR5.

### 7.1. Intel Agilex 7 M-Series FPGA EMIF IP Parameters for DDR5

The following topics describe the parameters available on each tab of the IP parameter editor, which you can use to configure your IP.

Each parameter with an adjacent checkbox can be auto-computed. The checkbox to the left of the parameter controls whether its value is auto-computed (true) or set manually (false). If there is no checkbox to the left of a parameter, then it must be set manually.

#### 7.1.1. Intel Agilex 7 M-Series FPGA EMIF Memory Device Description IP (DDR5) Parameter Descriptions

**Table 76. Group: Configuration Save**

Display Name	Description
<b>Configuration Filepath</b>	Filepath to Save. (.qprs extension) (Identifier: MEM_CONFIG_FILE_QPRS)

**Table 77. Group: High-Level Parameters**

Display Name	Description
<b>Memory Format</b>	Specifies the packaging format of the memory device (Identifier: MEM_FORMAT)
<b>Enable Data Mask</b>	Specifies whether byte masking is to be enabled by the memory. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_DM_EN)
<b>Density of Each Memory Component</b>	Specifies the density of each memory component in Gbits. (Identifier: DDR5_MEM_DEVICE_DENSITY_GBITS)

**Table 78. Group: Memory Interface Parameters / Data Bus**

Display Name	Description
<b>Device DQ Width</b>	If the device is a DIMM: Specifies the full DQ width of the DIMM. In the case of DDR5 DIMM: If the DQ width is set to 32 bits, only 1 channel of the DIMM is used; If the DQ width is set to 64 bits, both channels of the DIMM are used. If the interface is composed of discrete components: Specifies the DQ width of each discrete component. (Identifier: MEM_DEVICE_DQ_WIDTH)
<b>Memory Component Data Width</b>	Specifies the data width of the memory component in bits. (Identifier: DDR5_MEM_DEVICE_COMPONENT_DQ_WIDTH)

**Table 79. Group: Memory Timing Parameters / Timing Parameters**

Display Name	Description
<b>Memory Clock Frequency</b>	Specifies the <b>operating frequency</b> of the memory interface in MHz. If you change the memory frequency, you must select a matching Preset from the dropdown (or create a custom one), to update all the timing parameters. (Identifier: PHY_MEMCLK_FREQ_MHZ)
<b>Memory Speed Bin</b>	Specifies the memory speed bin. (Identifier: DDR5_MEM_DEVICE_SPEEDBIN)
<b>Memory Read Latency</b>	Specifies the read latency of the memory interface in cycles. (Identifier: DDR5_MEM_DEVICE_CL_CYC)
<b>Memory Write Latency</b>	Specifies the write latency of the memory interface in cycles. (This is a derived parameter and cannot be changed.) (Identifier: DDR5_MEM_DEVICE_CWL_CYC)

**Table 80. Group: Memory Timing Parameters / Advanced Timing Parameters**

Display Name	Description
<b>tREFI1</b>	Specifies the maximum average refresh interval in normal refresh mode in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TREFI1_NS)
<b>tREFI2</b>	Specifies the maximum average refresh interval in fine granularity refresh mode in nanoseconds. (This is a derived parameter and cannot be changed.) (Identifier: DDR5_MEM_DEVICE_TREFI2_NS)
<b>tREFISB</b>	Specifies the maximum average refresh interval in fine granularity and same bank refresh mode in nanoseconds. (This is a derived parameter and cannot be changed.) (Identifier: DDR5_MEM_DEVICE_TREFISB_NS)
<b>tCCD_S</b>	Specifies the CAS <sub>n</sub> to CAS <sub>n</sub> command delay for different bank group in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TCCD_S_CYC)
<b>tCCD_L</b>	Specifies the CAS <sub>n</sub> to CAS <sub>n</sub> command delay for same bank group in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TCCD_L_CYC)
<b>tCCD_L_WR</b>	Specifies the write CAS <sub>n</sub> to write CAS <sub>n</sub> command delay for same bank group in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TCCD_L_WR_CYC)
<b>tCCD_L_WR2</b>	Specifies the write CAS <sub>n</sub> to write CAS <sub>n</sub> command delay for same bank group and the second write is not RMW, in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TCCD_L_WR2_CYC)
<b>tRRD_S</b>	Specifies the Activate-to-Activate command delay to different bank group for 1KB page size in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TRRD_S_CYC)
<b>tRRD_L</b>	Specifies the Activate-to-Activate command delay to same bank group for 1KB page size in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TRRD_L_CYC)
<b>tFAW</b>	Specifies the four activate window for 1KB page size in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TFAW_NS)
<b>tRFC1</b>	Specifies the refresh operation delay in normal refresh mode in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TRFC1_NS)
<b>tRFC2</b>	Specifies the refresh operation delay in fine granularity refresh mode in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TRFC2_NS)
<b>continued...</b>	

Display Name	Description
<b>tRFCSB</b>	Specifies the refresh operation delay in fine granularity and same bank refresh mode in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TRFCBSB_NS)
<b>tRCD</b>	Specifies the Activate-to-internal-Read-or-Write delay in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TRCD_NS)
<b>tRP</b>	Specifies the row precharge time in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TRP_NS)
<b>tRAS</b>	Specifies the Activate-to-Precharge command period in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TRAS_NS)
<b>tRC (tRAS+tRP)</b>	Specifies the Activate-to-Activate or Refresh command period in nanoseconds. (This is a derived parameter and cannot be changed.) (Identifier: DDR5_MEM_DEVICE_TRC_NS)
<b>tREFSBRD</b>	Specifies the same bank refresh to activate delay in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TREFSBRD_NS)
<b>tWR</b>	Specifies the write recovery time in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TWR_NS)
<b>tZQLAT</b>	Specifies the ZQ calibration latch time in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TZQLAT_CYC)
<b>tZQCAL</b>	Specifies the ZQ calibration time in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TZQCAL_NS)
<b>tMRR</b>	Specifies the Mode Register Read (MRR) command period in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TMRR_CYC)
<b>tMRR_P</b>	Specifies the Mode Register Read (MRR) pattern to mode register read pattern command spacing in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TMRR_P_CYC)
<b>tMRW</b>	Specifies the Mode Register Write (MRW) command period in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TMRW_CYC)
<b>tMRD</b>	Specifies the Mode Register Set (MRS) command delay in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TMRD_CYC)
<b>tDFE</b>	Specifies the Decision Feedback Equalization (DFE) Mode Register Write update delay time in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TDFE_NS)
<b>tDLLK</b>	Specifies the timing of DLLK in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TDCLK_CYC)
<b>tWTR_S</b>	Specifies the delay from start of internal write transaction to internal read command for different bank group in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TWTR_S_NS)
<b>tWTR_L</b>	Specifies the delay from start of internal write transaction to internal read command for same bank group in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TWTR_L_NS)
<b>tRTP</b>	Specifies the internal read command to precharge command delay in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TRTP_CYC)
<b>tPPD</b>	Specifies the Precharge-to-Precharge delay in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TPPD_CYC)
<b>continued...</b>	

Display Name	Description
<b>tPD</b>	Specifies the minimum power down time in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TPD_CYC)
<b>tACTPDEN</b>	Specifies the timing of Activate command to power down entry command in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TACTPDEN_CYC)
<b>tPRPDEN</b>	Specifies the timing of Precharge All Banks (PREab), Precharge Same Bank (PREsb), or Normal Precharge (PREpb) to power down entry command in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TPRPDEN_CYC)
<b>tREFPDEN</b>	Specifies the timing of Refresh All Banks (REFab) or Refresh Same Bank (REFsb) command to power down entry command in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TREFPDEN_CYC)
<b>tXP</b>	Specifies the exit power down to next valid command in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TXP_CYC)
<b>tCPDED</b>	Specifies the command pass disable delay in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TCPDED_CYC)
<b>tCSL</b>	Specifies the Self-Refresh CS_n low pulse width in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TCSL_NS)
<b>tCKSRX</b>	Specifies the valid clock requirement before SRX in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TCKSRX_CYC)
<b>tCSH_SREXIT</b>	Specifies the self-refresh exit CS_n high pulse width in nanoseconds. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TCSH_SREXIT_NS)
<b>tDQSCK</b>	Specifies the DQS_t, DQS_c rising edge output timing location from rising CK_t, CK_c in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TDQSCK_CYC)
<b>tWPRE_EN</b>	Specifies the write preamble enable window in cycles. The window size depends on the write preamble mode. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TWPRE_EN_CYC)
<b>tDQSS</b>	Specifies the host and system voltage/temperature drift window of first rising DQS_t preamble edge relative to CAS Write Latency (CWL) CK_t-CK_c edge in cycles. Note: This parameter can be auto-computed. (Identifier: DDR5_MEM_DEVICE_TDQSS_CYC)

### 7.1.2. Intel Agilex 7 M-Series FPGA EMIF IP Parameter Descriptions (DDR5)

**Table 81. Group: General IP Parameters / High-Level Parameters**

Display Name	Description
<b>Technology Generation</b>	Denotes the specific memory technology generation to be used (Identifier: MEM_TECHNOLOGY)
<b>Memory Format</b>	Specifies the packaging format of the memory device (Identifier: MEM_FORMAT)
<b>Memory Device Topology</b>	Topology used by memory device (Identifier: MEM_TOPOLOGY)
<i>continued...</i>	

Display Name	Description
<b>Memory Ranks</b>	Total number of physical ranks in the interface (Identifier: MEM_NUM_RANKS)
<b>Number of Channels</b>	Number of channels.
<b>Device DQ Width</b>	<p>If the device is a DIMM: Specifies the full DQ width of the DIMM. In the case of DDR5 DIMM: If the DQ width is set to 32 bits, only 1 channel of the DIMM is used; If the DQ width is set to 64 bits, both channels of the DIMM are used.</p> <p>If the interface is composed of discrete components: Specifies the DQ width of each discrete component. (Identifier: MEM_DEVICE_DQ_WIDTH)</p>
<b>Number of components per rank</b>	Number of components per rank. If each component contains more than one rank, then set this parameter to 1. (Identifier: MEM_COMPS_PER_RANK)
<b>ECC Mode</b>	Specifies the type of ECC (if any) and the required number of side-band bits that will be used by this EMIF instance. While not all required side-band bits necessarily carry ECC bits, all need to be connected to the memory device. If enabling ECC requires more side-band bits than necessary ECC bits, then ECC bits are transmitted on the least significant side-band bits. (Identifier: CTRL_ECC_MODE)
<b>Total DQ Width</b>	<p>This is the width (in bits) of the mem_dq port on the memory interface.</p> <p>For a component interface, it is calculated based on:  <math>(MEM\_COMPS\_PER\_RANK * MEM\_DEVICE\_DQ\_WIDTH + (8 \text{ bits if Side-band ECC is enabled, or } 8 \text{ bits if AXI4 User Data is enabled in fabric modes, or } 4 \text{ bits if AXI4 User Data is enabled in NoC mode})) * MEM\_NUM\_CHANNELS</math></p> <p>For a DIMM-based interface, it is just <math>MEM\_DEVICE\_DQ\_WIDTH + (8 \text{ bits if side-band ECC is enabled, or } 8 \text{ bits if AXI4 User Data is enabled in fabric modes, or } 4 \text{ bits if AXI4 User Data is enabled in NoC mode}) * MEM\_NUM\_CHANNELS</math>.</p> <p>(This is a derived parameter and cannot be changed.)  (Identifier: MEM_TOTAL_DQ_WIDTH)</p>
<b>Memory Clock Frequency</b>	Specifies the operating frequency of the memory interface in MHz. If you change the memory frequency, you must select a matching Preset from the dropdown (or create a custom one), to update all the timing parameters. Note: This parameter can be auto-computed. (Identifier: PHY_MEMCLK_FREQ_MHZ)
<b>Instance ID</b>	Instance ID of the EMIF IP. EMIF in the same bank, or connected to related user logic (e.g. to the same INIU), should have unique IDs in order to distinguish them when using the side-band interface. Valid values are 0-6. (Identifier: INSTANCE_ID)

Table 82. Group: General IP Parameters / Memory Device Preset Selection

Display Name	Description
<b>Use Memory Device Preset from file</b>	Specifies whether MEM_PRESET_ID will be a value from Quartus (if false), or a value from a custom preset file path (if true) (Identifier: MEM_PRESET_FILE_EN)
<b>Memory Preset Custom File Path</b>	Path to a .qprs file on the users disk. (Identifier: MEM_PRESET_FILE_QPRS)
<b>Memory Preset</b>	The name of a preset that the user would like to load, describing the memory device that this emif will be targeting. (Identifier: MEM_PRESET_ID)

**Table 83. Group: General IP Parameters / Advanced Parameters / PHY / Topology**

Display Name	Description
<b>Use NOC</b>	Specifies whether we are using the NOC or bypassing it (Identifier: PHY_NOC_EN)
<b>Asynchronous Enable</b>	Specifies whether the user logic is clocked based on the clock provided by the IP (Sync), or by a separate user clock (Async). If true - async mode is used, if false - sync mode is used. (Identifier: PHY_ASYNC_EN)
<b>AC Placement</b>	Indicates location on the device where the interface will reside (specifically, the location of the AC lanes in terms IO BANK and TOP vs BOT part of the IO BANK). Legal ranges are derived from device floorplan. By default (value=AUTO), the most optimal location is selected (to maximize available frequency and data width). Note: This parameter can be auto-computed.
<b>PLL Reference Clock Frequency</b>	Specifies what PLL reference clock frequency the user will supply. It is recommended to use the fastest possible PLL reference clock frequency because it leads to better jitter performance. Note: This parameter can be auto-computed. (Identifier: PHY_REFCLK_FREQ_MHZ)

**Table 84. Group: General IP Parameters / Advanced Parameters / Analog Properties / Termination (FPGA-side)**

Display Name	Description
<b>Host Address/Command Output Drive Strength</b>	This parameter allows you to change the output on chip termination settings for the selected I/O standard on the Address/Command Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_S_FPGA_AC_OUTPUT_OHM)
<b>Host PLL Reference Clock Input Termination</b>	This parameter allows you to change the input on chip termination settings for the selected I/O standard on the CK Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_T_FPGA_REFCLK_INPUT_OHM)
<b>Host CK Output Drive Strength</b>	This parameter allows you to change the output on chip termination settings for the selected I/O standard on the CK Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_S_FPGA_CK_OUTPUT_OHM)
<b>Host DQ Input Termination</b>	This parameter allows you to change the input on chip termination settings for the selected I/O standard on the DQ Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_T_FPGA_DQ_INPUT_OHM)
<b>Host DQ Output Drive Strength</b>	This parameter allows you to change the output on chip termination settings for the selected I/O standard on the DQ Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_S_FPGA_DQ_OUTPUT_OHM)

**Table 85. Group: General IP Parameters / Advanced Parameters / AXI Settings / AXI Interface Settings**

Display Name	Description
<b>AXI-Lite Port Access Mode</b>	Specifies whether the AXI-Lite port is connected to the fabric, the NOC, or disabled. Note: This parameter can be auto-computed. (Identifier: AXI_SIDEHAND_ACCESS_MODE)

**Table 86. Group: General IP Parameters / Advanced Parameters / Advanced Parameters / Additional String Parameters**

Display Name	Description
User Extra Parameters	Semi-colon separated list of key/value pairs of extra parameters. (Identifier: USER_EXTRA_PARAMETERS)

**Table 87. Group: Example Design / Example Design**

Display Name	Description
HDL Selection	This option lets you choose the format of HDL in which generated simulation and synthesis files are created. You can select either Verilog or VHDL. (Identifier: EX_DESIGN_HDL_FORMAT)
Synthesis	Generate Synthesis Example Design (Identifier: EX_DESIGN_GEN_SYNTH)
Simulation	Generate Simulation Example Design (Identifier: EX_DESIGN_GEN_SIM)
NOC Refclk Freq	NOC Refclk Freq for the NOC control IP Note: This parameter can be auto-computed. (Identifier: EX_DESIGN_NOC_REFCLK_FREQ_MHZ)
Hydra Remote Access	Specifies whether the Hydra control and status registers are accessible via JTAG, exported to the fabric, or just disabled. (Identifier: EX_DESIGN_HYDRA_REMOTE)

## 7.2. Intel Agilex 7 M-Series FPGA EMIF IP Pin and Resource Planning

The following topics provide guidelines on pin placement for external memory interfaces.

Typically, all external memory interfaces require the following FPGA resources:

- Interface pins
- PLL and clock network
- RZQ pins
- Other FPGA resources—for example, core fabric logic, and debug interfaces

Once all the requirements are known for your external memory interface, you can begin planning your system.

### 7.2.1. Intel Agilex 7 M-Series FPGA EMIF IP Interface Pins

Any I/O banks that do not support transceiver operations in Intel Agilex 7 M-Series FPGAs support external memory interfaces. However, DQS (data strobe or data clock) and DQ (data) pins are listed in the device pin tables and are fixed at specific locations in the device. You must adhere to these pin locations to optimize routing, minimize skew, and maximize margins. Always check the pin table for the actual locations of the DQS and DQ pins.

**Note:** Maximum interface width varies from device to device depending on the number of I/O pins and DQS or DQ groups available. Achievable interface width also depends on the number of address and command pins that the design requires. To ensure adequate PLL, clock, and device routing resources are available, you should always test fit any IP in the Intel Quartus Prime software before PCB sign-off.

Intel devices do not limit the width of external memory interfaces beyond the following requirements:

- Maximum possible interface width in any particular device is limited by the number of DQS groups available.
- Sufficient clock networks are available to the interface PLL as required by the IP.
- Sufficient spare pins exist within the chosen bank or side of the device to include all other address and command, and clock pin placement requirements.

**Note:** The greater the number of banks, the greater the skew, hence Intel recommends that you always generate a test project of your desired configuration and confirm that it meets timing.

### 7.2.1.1. Estimating Pin Requirements

You should use the Intel Quartus Prime software for final pin fitting. However, you can estimate whether you have enough pins for your memory interface using the EMIF Device Selector on [www.intel.com](http://www.intel.com), or perform the following steps:

1. Determine how many read/write data pins are associated per data strobe or clock pair.
2. Calculate the number of other memory interface pins needed, including any other clocks (write clock or memory system clock), address, command, and RZQ. Refer to the External Memory Interface Pin Table to determine necessary Address/Command/Clock pins based on your desired configuration.
3. Calculate the total number of I/O banks required to implement the memory interface, given that an I/O bank supports up to 96 pins.

Test the proposed pin-outs with the rest of your design in the Intel Quartus Prime software (with the correct I/O standard and OCT connections) before finalizing the pin-outs. There can be interactions between modules that are illegal in the Intel Quartus Prime software that you might not know about unless you compile the design and use the Intel Quartus Prime Pin Planner.

### 7.2.1.2. DIMM Options

DDR5 unbuffered DIMMs (UDIMMs) and small outline DIMMs (SODIMMs) command and address pins are clocked at single data rate (SDR). DDR5 registered DIMMs (RDIMMs) command and address pins are clocked at double data rate (DDR). The table below shows a pin comparison of UDIMM, SODIMM, and RDIMM modules up to dual rank. You should always check your memory vendor's data sheet to be sure.

**Table 88. UDIMM, SODIMM, and RDIMM Pin Options for DDR5**

Pins	UDIMM Pins	SODIMM Pins	RDIMM Pins
Data	72 bit DQ[31:0]_A DQ[31:0]_B CB[3:0]_A CB[3:0]_B	72 bit DQ[31:0]_A DQ[31:0]_B CB[3:0]_A CB[3:0]_B	80 bit DQ[31:0]_A DQ[31:0]_B CB[7:0]_A CB[7:0]_B
Data Mask	DM[3:0]_A_n <sup>(1)</sup> DM[3:0]_B_n <sup>(1)</sup>	DM[3:0]_A_n <sup>(1)</sup> DM[3:0]_B_n <sup>(1)</sup>	DM[4:0]_A_n <sup>(1)</sup> DM[4:0]_B_n <sup>(1)</sup>
continued...			



Pins	UDIMM Pins	SODIMM Pins	RDIMM Pins
Data Strobe	x8: DQS[4:0]_A_t DQS[4:0]_A_c DQS[4:0]_B_t DQS[4:0]_B_c	x8: DQS[4:0]_A_t DQS[4:0]_A_c DQS[4:0]_B_t DQS[4:0]_B_c	x8: DQS[4:0]_A_t DQS[4:0]_A_c DQS[4:0]_B_t DQS[4:0]_B_c x4: DQS[9:0]_A_t DQS[9:0]_A_c DQS[9:0]_B_t DQS[9:0]_B_c
Command / Address	CA[12:0]_A CA[12:0]_B CA[1:0]_A_n CA[1:0]_B_n	CA[12:0]_A CA[12:0]_B CA[1:0]_A_n CA[1:0]_B_n	CA[6:0]_A CA[6:0]_B CS[1:0]_A_n CS[1:0]_B_n
Clock	CK[1:0]_A_t CK[1:0]_A_c CK[1:0]_B_t CK[1:0]_B_c	CK[1:0]_A_t CK[1:0]_A_c CK[1:0]_B_t CK[1:0]_B_c	CK_t CK_c
Parity	ALERT_n	ALERT_n	ALERT_n PAR_A PAR_B
Other Pins	RESET_n HSDA, HSCL, HSA	RESET_n HSDA, HSCL, HSA	RESET_n HSDA, HSCL, HSA LBD/RSP_A_n LBS/RSP_B_n
Notes to Table: 1. DM pins are available only for DIMMs constructed using x8 or greater components. 2. The Intel Agilex 7 M-Series memory controller supports up to 2 ranks per channel. Intel Agilex 7 M-Series devices support only 1 DIMM per channel (1DPC).			

### 7.2.1.3. Maximum Number of Interfaces

The maximum number of interfaces supported for a given memory protocol varies, depending on the FPGA in use.

Unless otherwise noted, the calculation for the maximum number of interfaces is based on independent interfaces where the address or command pins are not shared.

**Note:** You may need to share PLL clock outputs depending on your clock network usage.

For interface information for Intel Agilex 7 M-Series devices, consult the EMIF Device Selector on [www.intel.com](http://www.intel.com).

Timing closure depends on device resource and routing utilization. For more information about timing closure, refer to the *Area and Timing Optimization Techniques* chapter in the *Intel Quartus Prime Handbook*.

## 7.2.2. Intel Agilex 7 M-Series FPGA EMIF IP Resources

The Intel Agilex 7 M-Series FPGA memory interface IP uses several FPGA resources to implement the memory interface.

### 7.2.2.1. OCT

You require an OCT calibration block if you are using an Intel Agilex 7 M-Series FPGA OCT calibrated series, parallel, or dynamic termination for any I/O in your design. There are two OCT blocks in an I/O bank, one for each sub-bank.

You must observe the following requirements when using OCT blocks:

- The I/O bank where you place the OCT calibration block must use the same  $V_{CCIO\_PIO}$  voltage as the memory interface.
- The OCT calibration block uses a single fixed  $R_{ZQ}$ . You must ensure that an external termination resistor is connected to the correct pin for a given OCT block.

For specific pin connection requirements, refer to [Specific Pin Connection Requirements](#).

### 7.2.2.2. PLL

When using PLL for external memory interfaces, you must consider the following guidelines:

For the clock source, use the clock input pin specifically dedicated to the PLL that you want to use with your external memory interface. The input and output pins are only fully compensated when you use the dedicated PLL clock input pin.

For specific pin connection requirements, refer to [Specific Pin Connection Requirements](#).

## 7.2.3. Pin Guidelines for Intel Agilex 7 M-Series FPGA EMIF IP

The Intel Agilex 7 M-Series FPGA contains I/O banks on the top and bottom edges of the device, which can be used by external memory interfaces.

Intel Agilex 7 M-Series FPGA I/O banks contain 96 I/O pins. Each bank is divided into two sub-banks with 48 I/O pins in each. Sub-banks are further divided into four I/O lanes, where each I/O lane is a group of twelve I/O ports.

The I/O bank, I/O lane, and pairing pin for every physical I/O pin can be uniquely identified by the following naming convention in the device pin table:

- The I/O pins in a bank are represented as P#X#Y#, where:
  - P# represents the pin number in a bank. It ranges from P0 to P95, for 96 pins in a bank.
  - X# represents the bank number on a given edge of the device. X0 is the farthest bank from the zipper.
  - Y# represents the top or bottom edge of the device. Y0 and Y1 refer to the I/O banks on the bottom and top edge, respectively.
- Because an IO96 bank comprises two IO48 sub-banks, all pins with P# value less than 48 (P# <48) belong to the same I/O sub-bank. All other pins belong to the second IO48 sub-bank.
- The *Index Within I/O Bank* value falls within one of the following ranges: 0 to 11, 12 to 23, 24 to 35, or 36 to 47, and represents one of I/O lanes 0, 1, 2, or 3, respectively.
- To determine whether I/O banks are adjacent, you can refer to the sub-bank-ordering figures for your device family in the [Architecture: I/O Bank](#) topic. In general, you can assume that I/O banks are adjacent within an I/O edge, unless the I/O bank is not bonded out on the package (indicated by the presence of the " - " symbol in the I/O table), or if the I/O bank does not contain 96 pins, indicating that it is only partially bonded out. If an I/O bank is not fully bonded out in a particular device, it cannot be included within the span of sub-banks for a larger external memory interface. In all cases, you should use the Intel Quartus Prime software to verify that your usage can be implemented.
- The pairing pin for an I/O pin is in the same I/O bank. You can identify the pairing pin by adding 1 to its *Index Within I/O Bank* number (if it is an even number), or by subtracting 1 from its *Index Within I/O Bank* number (if it is an odd number).

### 7.2.3.1. General Guidelines

You should follow the recommended guidelines when performing pin placement for all external memory interface pins targeting Intel Agilex 7 M-Series devices, whether you are using the hard memory controller or your own solution.

Observe the following general guidelines when placing pins for your Intel Agilex 7 M-Series external memory interface:

1. Ensure that the pins of a single external memory interface reside on the same edge I/O.
2. An external memory interface can occupy one or more banks on the same edge. When an interface must occupy multiple banks, ensure that those banks are adjacent to one another.
  - If an I/O bank is shared between two interfaces—meaning that two sub-banks belong to two different EMIF interfaces—then both the interfaces must share the same voltage.
  - Sharing of I/O lanes within a sub-bank for two different EMIF interfaces is not permitted; I/O lanes within a sub-bank can be assigned to one EMIF interface only.
3. Any pin in the same bank that is not used by an external memory interface may not be available for use as a general purpose I/O pin:

- For fabric EMIF, unused pins in an I/O lane assigned to an EMIF interface cannot be used as general-purpose I/O pins. In the same sub-bank, pins in an I/O lane that is not assigned to an EMIF interface, can be used as general-purpose I/O pins.
4. All address and command pins and their associated clock pins (CK\_t and CK\_c) must reside within a single sub-bank. The sub-bank containing the address and command pins is identified as the address and command sub-bank.
  5. The address and command pins and their associated clock pins in the address and command bank must follow a fixed pin-out scheme, as defined in the *Intel Agilex 7 M-Series External Memory Interface Pin Information* file.
  6. An unused I/O lane in the address and command sub-bank can serve to implement a data group, such as a x8 DQS group. The data group must be from the same controller as the address and command signals.
  7. An I/O lane must not be used by both address and command pins and data pins.
  8. Place read data groups according to the DQS grouping in the pin table and Pin Planner. Read data strobes (such as DQS\_t and DQS\_c) must reside at physical pins capable of functioning as DQS\_t and DQS\_c for a specific read data group size. You must place the associated read data pins (DQ), within the same group.  
*Note:* For DDR5 interfaces with x4 components, place DQ pins and DQS entirely in either the upper or lower half of a 12-bit bank sub-group. Consult the pin table for your device to identify the association between DQ pins and DQS pins for x4 mode operation. Additional restrictions apply for x4/x8 DIMM interoperability.
  9. One of the sub-banks in the device (typically the sub-bank within corner bank 3A) may not be available if you use certain device configuration schemes. For some schemes, there may be an I/O lane available for EMIF data group.
    - AVST-8 – This is contained entirely within the SDM, therefore all lanes of sub-bank 3A can be used by the external memory interface.
    - AVST-16/AVST-32– Lanes 4, 5, 6, and 7 are all effectively occupied and are not usable by the external memory interface.
  10. Two memory interfaces cannot share an I/O 48 sub-bank.

### 7.2.3.2. x4 DIMM Implementation

DIMMS using a x4 DQS configuration require remapping of the DQS signals to achieve compatibility between the EMIF IP and the JEDEC standard DIMM socket connections.

The necessary remapping is shown in the table below. You can implement this DQS remapping in either RTL logic or in your schematic wiring connections.

**Table 89. Mapping of DQS Signals Between DIMM and the EMIF IP**

DIMM		Intel Quartus Prime EMIF IP	
DQS0_A	DQ[3:0]_A	DQS0	DQ[3:0]_A
DQS5_A	DQ[7:4]_A	DQS1	DQ[7:4]_A
DQS1_A	DQ[11:8]_A	DQS2	DQ[11:8]_A
DQS6_A	DQ[15:12]_A	DQS3	DQ[15:12]_A
DQS2_A	DQ[19:16]_A	DQS4	DQ[19:16]_A
continued...			

DIMM			Intel Quartus Prime EMIF IP	
DQS7_A	DQ[23:20]_A		DQS5	DQ[23:20]_A
DQS3_A	DQ[27:24]_A		DQS6	DQ[27:24]_A
DQS8_A	DQ[31:28]_A		DQS7	DQ[31:28]_A
DQS4_A	CB[3:0]_A		DQS8	CB[3:0]_A
DQS9_A	CB[7:4]_A		DQS9	CB[7:4]_A
DQS0_B	DQ[3:0]_B		DQS10	DQ[3:0]_B
DQS5_B	DQ[7:4]_B		DQS11	DQ[7:4]_B
DQS1_B	DQ[11:8]_B		DQS12	DQ[11:8]_B
DQS6_B	DQ[15:12]_B		DQS13	DQ[15:12]_B
DQS2_B	DQ[19:16]_B		DQS14	DQ[19:16]_B
DQS7_B	DQ[23:20]_B		DQS15	DQ[23:20]_B
DQS3_B	DQ[27:24]_B		DQS16	DQ[27:24]_B
DQS8_B	DQ[31:28]_B		DQS17	DQ[31:28]_B
DQS4_B	CB[3:0]_B		DQS18	CB[3:0]_B
DQS9_B	CB[7:4]_B		DQS19	CB[7:4]_B

#### Data Bus Connection Mapping Flow

1. Connect all FPGA DQ pins accordingly to DIMM DQ pins. No remapping is required.
2. DQS/DQSn remapping is required either on the board schematics or in the RTL code.

When designing a board to support x4 DQS groups, Intel recommends that you make it compatible for x8 mode, for the following reasons:

- Provides the flexibility of x4 and x8 DIMM support.
- Allows use of x8 DQS group connectivity rules.
- Allows use of x8 timing rules for matching. Adhere to x4/x8 interoperability rules when designing a DIMM interface, even if the primary use case is to support x4 DIMMs only, because doing so facilitates debug and future migration capabilities. Regardless, the rules for length matching for two nibbles in a x4 interface must match those of the signals for a corresponding x8 interface, as the data terminations are turned on and off at the same time for both x4 DQS groups in an I/O lane. If the two x4 DQS groups were to have significantly different trace delays, it could adversely affect signal integrity. Trace delays for two nibbles packed within the IO12 lanes are matched using the same guidelines as a single x8 byte lane.

#### 7.2.3.3. Specific Pin Connection Requirements

## PLL

For DDR5, you must constrain the PLL reference clock to the address and command lanes only.

- You must constrain differential reference clocks to pin indices 10 and 11 in lane 2 when placing command address pins in lane 3 and lane 2.
- You must constrain differential reference clocks to pin indices 10 and 11 in lane 4 when placing command address pins in lane 5 and lane 4.
- The sharing of PLL reference clocks across multiple DDR5 interfaces is permitted within an I/O bank.

*Note:* Lane 3:0 is the bottom sub-bank and lane 7:4 is the top sub-bank.

## OCT

For DDR5, you must constrain the RZQ pin to the address and command lanes only.

- You must constrain RZQ to pin index 2 in lane 3 when placing command address pins in lane 3 and lane 2.
- You must constrain RZQ to pin index 2 in lane 5 when placing command address pins in lane 5 and lane 4.
- The sharing of RZQ across multiple DDR5 interfaces is permitted within an I/O bank.

*Note:* Lane 3:0 is the bottom sub-bank and lane 7:4 is the top sub-bank.

## Address / Command / Parity

For DDR5, you must constrain the ALERT\_N pin to the address and command lanes only.

- You must constrain ALERT\_N to pin index 1 in lane 3 when placing command address pins in lane 3 and lane 2.
- You must constrain ALERT\_N to pin index 1 in lane 5 when placing command address pins in lane 5 and lane 4.

*Note:* Lane 3:0 is the bottom sub-bank and lane 7:4 is the top sub-bank.

## DQS/DQ/DBI#

For DDR5 x8 DQS grouping, the following rules apply:

- You may use pin indices 0, 1, 2, 3, 8, 9, 10, and 11 within a lane for DQ mode pins only.
- You must use pin index 4 for the DQS\_t pin only.
- You must use pin index 5 for the DQS\_c pin only.
- You must ensure that pin index 7 remains unused. Pin index 7 is not available for use as a general purpose I/O.
- You must use pin index 6 for the DM pin only.

For DDR5 x4 DQS grouping, the following rules apply:

- You may use pin indices 0, 1, 2, and 3 within a lane for DQ mode pins for the lower nibble only. Pin rotation within this group is permitted.
- You must use pin index 4 for the DQS\_t pin only of the lower nibble.
- You must use pin index 5 for the DQS\_c pin only of the lower nibble.
- You may use pin indices 8, 9, 10, and 11 within a lane for the DQ mode pins only for the upper nibble. Pin rotation within this group is permitted.
- You must use pin index 6 for the DQS\_t pin only of the upper nibble.
- You must use pin index 7 for the DQS\_c pin only of the upper nibble.

#### 7.2.3.4. Command and Address Signals

Command and address signals in SDRAM devices are clocked into the memory device using the CK\_T or CK\_C signal. These pins operate at single data rate (SDR) using only one clock edge. The number of address pins depends on the SDRAM device capacity. The address pins are multiplexed, so two clock cycles are required to send the row, column, and bank address.

Although DDR5 operates in fundamentally the same way as other SDRAM, there are no dedicated pins for RAS\_N, CAS\_N, and WE\_N, as those are shared with higher-order address pins. DDR5 has CS\_N, CKE, ODT, and RESET\_N pins, similar to DDR4. DDR5 also has some additional pins, including the ACT\_N (activate) pin and BG (bank group) pins.

#### 7.2.3.5. Clock Signals

DDR5 SDRAM devices use CK\_t and CK\_c signals to clock the address and command signals into the memory.

The memory uses these clock signals to generate the DQS signal during a read through the DLL inside the memory.

#### 7.2.3.6. Data, Data Strokes, DM/DBI, and Optional ECC Signals

DDR5 SDRAM devices use bidirectional differential data strobes. Differential DQS operation enables improved system timing due to reduced crosstalk and less simultaneous switching noise on the strobe output drivers. The DQ pins are also bidirectional.

DQ pins in DDR5 SDRAM interfaces can operate in either x4 or x8 mode DQS groups, depending on your chosen memory device or DIMM, regardless of interface width. The x4 and x8 configurations use one pair of bidirectional data strobe signals, DQS and DQSn, to capture input data.

The DQ signals are edge-aligned with the DQS signal during a read from the memory and are center-aligned with the DQS signal during a write to the memory. The memory controller shifts the DQ signals by -90 degrees during a write operation to center align the DQ and DQS signals. The PHY IP delays the DQS signal during a read, so that the DQ and DQS signals are center aligned at the capture register. Intel devices use a phase-locked loop (PLL) to center-align the DQS signal with respect to the DQ signals during writes and use dedicated DQS phase-shift circuitry to shift the incoming DQS signal during reads.

The memory device's setup ( $t_{DS}$ ) and hold times ( $t_{DH}$ ) for the DQ and DM pins during writes are relative to the edges of DQS write signals and not the CK or CK# clock. Setup and hold requirements are not necessarily balanced.

The DQS signal is generated on the positive edge of the system clock to meet the  $t_{DQSS}$  requirement. DQ and DM signals use a clock shifted -90 degrees from the system clock, so that the DQS edges are centered on the DQ or DM signals when they arrive at the SDRAM. The DQS, DQ, and DM board trace lengths need to be tightly matched.

The SDRAM uses the DM pins during a write operation. Driving the DM pins low shows that the write is valid. The memory masks the DQ signals if the DM pins are driven high. To generate the DM signal, Intel recommends that you use the spare DQ pin within the same DQS group as the respective data, to minimize skew.

The DM signal's timing requirements at the SDRAM input are identical to those for DQ data. The DDR registers, clocked by the -90 degree shifted clock, create the DM signals.

Some SDRAM modules support error correction coding (ECC) to allow the controller to detect and automatically correct errors in data transmission. UDIMMs or SODIMMs with ECC will have CB[3:0] bits per sub channel. Depending on the RDIMM module you can have CB[7:0] or CB[3:0] bits per sub channel.



## 8. Intel Agilex 7 M-Series FPGA EMIF IP – LPDDR5 Support

This chapter contains IP pin planning information for Intel Agilex 7 M-Series FPGA external memory interface IP for LPDDR5.

### 8.1. Intel Agilex 7 M-Series FPGA EMIF IP Parameters for LPDDR5

The following topics describe the parameters available on each tab of the IP parameter editor, which you can use to configure your IP.

Each parameter with an adjacent checkbox can be auto-computed. The checkbox to the left of the parameter controls whether its value is auto-computed (true) or set manually (false). If there is no checkbox to the left of a parameter, then it must be set manually.

#### 8.1.1. Intel Agilex 7 M-Series FPGA EMIF Memory Device Description IP (LPDDR5) Parameter Descriptions

The following topics describe the parameters available on each tab of the IP parameter editor, which you can use to configure your IP. Each parameter with an adjacent checkbox can be auto-computed. The checkbox to the left of the parameter controls whether its value is auto-computed (true) or set manually (false). If there is no checkbox to the left of a parameter, then it must be set manually.

**Table 90. Group: Configuration Save**

Display Name	Description
<b>Configuration Filepath</b>	Filepath to Save to. (.qprs extension) (Identifier: MEM_CONFIG_FILE_QPRS)

**Table 91. Group: High-Level Parameters**

Display Name	Description
<b>Memory Format</b>	Specifies the packaging format of the memory device (Identifier: MEM_FORMAT)
<b>Number of Channels in Memory Package</b>	Number of Channels in Memory Package. This value must be consistent with the same MEM_NUM_CHANNELS parameter in the top-level EMIF IP GUI. (Identifier: LPDDR5_MEM_DEVICE_NUM_CHANNELS)
<b>Number of Ranks Per Channel</b>	Number of Ranks Per Channel in Memory Package. This value must be consistent with the same MEM_NUM_RANKS parameter in the top-level EMIF IP GUI. (Identifier: LPDDR5_MEM_DEVICE_NUM_RANKS_PER_CHANNEL)
<i>continued...</i>	

Display Name	Description
<b>Number of Individual DRAM Components Per Rank</b>	Number of Individual DRAM Components Per Rank in Memory Package. This value must be consistent with the same MEM_COMPS_PER_RANK parameter in the top-level EMIF IP GUI. (Identifier: LPDDR5_MEM_DEVICE_NUM_COMPS_PER_RANK)
<b>Density of Memory Die (Gb)</b>	Specifies the density of the memory die in Gb (Identifier: LPDDR5_MEM_DEVICE_DENSITY_GBITS)
<b>Enable Write Data Bus Inversion</b>	Enables Write Data Bus Inversion (Identifier: LPDDR5_MEM_DEVICE_WR_DBI_EN)
<b>Enable Data Mask</b>	Enables Data Masking for write operations (Identifier: LPDDR5_MEM_DEVICE_DM_EN)

**Table 92. Group: Memory Addressing Scheme / Data Bus**

Display Name	Description
<b>DQ Width per DRAM Component</b>	Specifies the DQ width of each LPDDR5 DRAM component. As byte mode is not supported, this value is always 16. To form x32 LP5 interfaces, select 2 components per rank at the EMIF IP level. (Identifier: LPDDR5_MEM_DEVICE_DQ_WIDTH_PER_COMP) <i>* This feature is not available in the current version.</i>
<b>Total DQ Width Per Channel</b>	Total DQ Width Per Channel. For LPDDR5 packages, this is the product of the per-DRAM DQ Width and Number of Individual DRAM Components per Rank. (Identifier: LPDDR5_MEM_DEVICE_TOTAL_DQ_WIDTH_PER_CHANNEL) <i>* This feature is not available in the current version.</i>

**Table 93. Group: Memory Addressing Scheme / Component Topology**

Display Name	Description
<b>Device Row Address Width</b>	Specifies the row address width of this LPDDR5 DRAM component. This value is auto-derived from the specified component density. (Identifier: LPDDR5_MEM_DEVICE_ROW_ADDR_WIDTH) <i>* This feature is not available in the current version.</i>
<b>Device Maximum Bank Address Width</b>	Specifies the maximum bank address width. This value is fixed as per the JEDEC standard and cannot be changed. (Identifier: LPDDR5_MEM_DEVICE_MAX_BA_WIDTH) <i>* This feature is not available in the current version.</i>
<b>Device Maximum Bank Group Address Width</b>	Specifies the maximum bank group address width. This value is fixed as per the JEDEC standard and cannot be changed. (Identifier: LPDDR5_MEM_DEVICE_MAX_BG_WIDTH) <i>* This feature is not available in the current version.</i>
<b>Device Column Address Width</b>	Specifies the column address width of this LPDDR5 DRAM component. This value is fixed for all component densities as per the JEDEC standard and cannot be changed. (Identifier: LPDDR5_MEM_DEVICE_COL_ADDR_WIDTH) <i>* This feature is not available in the current version.</i>
<b>Device Burst Address Width</b>	Specifies the burst address width. This value is fixed as per the JEDEC standard and cannot be changed. (Identifier: LPDDR5_MEM_DEVICE_BURST_ADDR_WIDTH) <i>* This feature is not available in the current version.</i>

**Table 94. Group: Memory Timing Parameters / Top-Level Timing Parameters**

Display Name	Description
<b>FSP0 WCK Frequency</b>	Specifies the Write Clock Frequency for Frequency Set Point 0
<i>continued...</i>	

Display Name	Description
	(Identifier: PHY_MEMCLK_FSP0_FREQ_MHZ)
<b>FSP1 WCK Frequency</b>	Specifies the Write Clock Frequency for Frequency Set Point 1. (Identifier: PHY_MEMCLK_FSP1_FREQ_MHZ) <i>* This feature is not available in the current version.</i>
<b>FSP2 WCK Frequency</b>	Specifies the Write Clock Frequency for Frequency Set Point 2. (Identifier: PHY_MEMCLK_FSP2_FREQ_MHZ) <i>* This feature is not available in the current version.</i>
<b>Speedbin</b>	Maximum Data Rate for which this memory device is rated for (Identifier: LPDDR5_MEM_DEVICE_SPEEDBIN)
<b>Write Latency Set</b>	Selects the Write Latency Set for this device. Selection affects auto-calculation of Write Latency. (Identifier: LPDDR5_MEM_DEVICE_WLS)
<b>Read Latency FSP0</b>	Read Latency of the memory device for FSP0 in clock cycles. This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_CL_CYC_FSP0)
<b>Read Latency FSP1</b>	Read Latency of the memory device for FSP1 in clock cycles. This parameter can be auto-computed (Identifier: LPDDR5_MEM_DEVICE_CL_CYC_FSP1) <i>* This feature is not available in the current version.</i>
<b>Read Latency FSP2</b>	Read Latency of the memory device for FSP2 in clock cycles. This parameter can be auto-computed (Identifier: LPDDR5_MEM_DEVICE_CL_CYC_FSP2) <i>* This feature is not available in the current version.</i>
<b>Write Latency FSP0</b>	Write Latency for FSP0 in clock cycles. This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_CWL_CYC_FSP0)
<b>Write Latency FSP1</b>	Write Latency for FSP1 in clock cycles. This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_CWL_CYC_FSP1) <i>* This feature is not available in the current version.</i>
<b>Write Latency FSP2</b>	Write Latency for FSP2 in clock cycles. This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_CWL_CYC_FSP2) <i>* This feature is not available in the current version.</i>

**Table 95. Group: Memory Timing Parameters / Advanced Timing Parameters**

Display Name	Description
<b>Min Number of Refs Req'd</b>	Minimum Number of Refreshes Required Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_MINNUMREFSREQ)
<b>tRCD</b>	RAS-to-CAS Delay in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TRCD_NS)
<b>tRPab</b>	All-Bank Precharge Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TRPAB_NS)
<b>tRPpb</b>	Per-Bank Precharge Time in ns Note: This parameter can be auto-computed.
<i>continued...</i>	

Display Name	Description
	(Identifier: LPDDR5_MEM_DEVICE_TRPPB_NS)
<b>tRAS</b>	Row Active Time in ns (Identifier: LPDDR5_MEM_DEVICE_TRAS_NS)
<b>tWR</b>	Write Recovery Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TWR_NS)
<b>tRRD_L</b>	RAS-to-RAS (Active Bank-A to Active Bank-B) Delay Time (Long) in ns (Identifier: LPDDR5_MEM_DEVICE_TRRD_L_NS)
<b>tRRD_S</b>	RAS-to-RAS (Active Bank-A to Active Bank-B) Delay Time (Short) in ns (Identifier: LPDDR5_MEM_DEVICE_TRRD_S_NS)
<b>tFAW</b>	Four-bank ACTIVE window time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TFAW_NS)
<b>tRBTP</b>	Read Burst End to Precharge Command Delay in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TRBTP_NS)
<b>tWTR_S</b>	Write-to-Read Delay (Short) in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TWTR_S_NS)
<b>tWTR_L</b>	Write-to-Read Delay (Long) in ns (Identifier: LPDDR5_MEM_DEVICE_TWTR_L_NS)
<b>tPPD</b>	Precharge-to-Precharge Delay Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TPPD_NS)
<b>tRC</b>	Activate-to-Activate command period (same bank) in ns (Identifier: LPDDR5_MEM_DEVICE_TRC_NS)
<b>tZQLAT</b>	ZQCAL Latch Quiet Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TZQLAT_NS)
<b>tPW_RESET</b>	Min RESET_n low time for Reset Initialization with Stable Power Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TPW_RESET_NS)
<b>tERQE</b>	Enhanced RDQS Toggle Mode Entry Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TERQE_NS)
<b>tERQX</b>	Enhanced RDQS Toggle Mode Exit Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TERQX_NS)
<b>tRDQE_OD</b>	ODT-disable from Enhanced RDQS Toggle Mode Entry Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TRDQE_OD_NS)
<b>tRDQX_OD</b>	ODT-enable from Enhanced RDQS Toggle Mode Exit Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TRDQX_OD_NS)
<b>tRDQSTFE</b>	Read/Write-based RDQS_t Training Mode Entry Time in ns Note: This parameter can be auto-computed.
<b>continued...</b>	

Display Name	Description
	(Identifier: LPDDR5_MEM_DEVICE_TRDQSTFE_NS)
<b>tRDQSTFX</b>	Read/Write-based RDQS <sub>t</sub> Training Mode Exit Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TRDQSTFX_NS)
<b>tCCDMW</b>	CAS-to-CAS Delay for Masked Write in ns (Identifier: LPDDR5_MEM_DEVICE_TCCDMW_NS)
<b>tREFW</b>	Refresh Window in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TREFW_MS)
<b>tREFI</b>	Refresh Interval Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TREFI_NS)
<b>tRFCab</b>	All-Bank Refresh Cycle Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TRFCAB_NS)
<b>tRFCpb</b>	Per-Bank Refresh Cycle Time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TRFCPB_NS)
<b>tpbR2pbR</b>	Per-Bank Refresh to Per-Bank Refresh minimum interval time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TPBR2PBR_NS)
<b>tpbR2ACT</b>	Per-Bank Refresh to Activate minimum interval time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TPBR2ACT_NS)
<b>tCKCSH</b>	Valid Clock Requirement before CS goes High (Power-Down AC Timings) in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TCKCSH_NS)
<b>tCMDPD</b>	Delay from valid command to Power Down Entry in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TCMDPD_NS)
<b>tXP</b>	Exit Power-Down to next valid command Delay in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TXP_NS)
<b>tCSH</b>	Minimum CS High Pulse Width at Power Down Exit in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TCSH_NS)
<b>tCSLCK</b>	Valid Clock Requirement after Power Down Entry in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TCSLCK_NS)
<b>tCSPD</b>	Delay time from Power Down Entry to CS going High in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TCSPD_NS)
<b>tMRWPD</b>	Delay from MRW Command to Power Down Entry in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TMRWPD_NS)
<i>continued...</i>	

Display Name	Description
<b>tZQPD</b>	Delay from ZQ Calibration Start/Latch Command to Power Down Entry in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TZQPD_NS)
<b>tESPD</b>	Delay time from Self-Refresh Entry command to Power Down Entry command in ns. Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TESPD_NS)
<b>tSR</b>	Minimum Self-Refresh Time (Entry to Exit) in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TSR_NS)
<b>tXSR</b>	Exit Self-Refresh time in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TXSR_NS)
<b>tMRR</b>	Mode Register Read Command Period in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TMRR_NS)
<b>tMRW</b>	Mode Register Write Command Period in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TMRW_NS)
<b>tMRD</b>	Mode Register Set Command Delay in ns Note: This parameter can be auto-computed. (Identifier: LPDDR5_MEM_DEVICE_TMRD_NS)
<b>tOSCO</b>	Delay time from Stop WCK2DQI/WCK2DQO Interval Oscillator Command to Mode Register Readout time in ns (Identifier: LPDDR5_MEM_DEVICE_TOSCO_NS)
<b>tDQSCK_MAX</b>	Maximum additional delay needed for tDQSCK in Picoseconds. (Identifier: LPDDR5_MEM_DEVICE_TDQSCK_MAX_PS)
<b>tDQSCK_MIN</b>	Minimum additional delay needed for tDQSCK in Picoseconds. (Identifier: LPDDR5_MEM_DEVICE_TDQSCK_MIN_PS)

### 8.1.2. Intel Agilex 7 M-Series FPGA External Memory Interfaces (EMIF) IP Parameter Descriptions for LPDDR5

The following topics describe the parameters available on each tab of the IP parameter editor, which you can use to configure your IP. Each parameter with an adjacent checkbox can be auto-computed. The checkbox to the left of the parameter controls whether its value is auto-computed (true) or set manually (false). If there is no checkbox to the left of a parameter, then it must be set manually.

**Table 97. Group: General IP Parameters / High-Level Parameters**

Display Name	Description
<b>Technology Generation</b>	Denotes the specific memory technology generation to be used (Identifier: MEM_TECHNOLOGY)
<b>Memory Format</b>	Specifies the packaging format of the memory device (Identifier: MEM_FORMAT)
<b>Memory Device Topology</b>	Topology used by memory device
<i>continued...</i>	

Display Name	Description
	(Identifier: MEM_TOPOLOGY)
<b>Memory Ranks</b>	Total number of physical ranks in the interface (Identifier: MEM_NUM_RANKS)
<b>Number of Channels</b>	Number of channels. (Identifier: MEM_NUM_CHANNELS)
<b>Device DQ Width</b>	If the interface is composed of discrete components: Specifies the DQ width of each discrete component. (Identifier: MEM_DEVICE_DQ_WIDTH)
<b>Number of components per rank</b>	Number of components per rank. (Identifier: MEM_COMPS_PER_RANK)
<b>ECC Mode</b>	Specifies the type of ECC (if any). (Identifier: CTRL_ECC_MODE)
<b>Total DQ Width</b>	(Derived Parameter) This will be the width (in bits) of the mem_dq port on the memory interface. For a component interface, it is calculated based on: (MEM_COMPS_PER_RANK * MEM_DEVICE_DQ_WIDTH + 8 bits if AXI4 User Data is enabled in fabric modes, or 4 bits if AXI4 User Data is enabled in NoC mode)) * MEM_NUM_CHANNELS (Identifier: MEM_TOTAL_DQ_WIDTH)
<b>Memory Clock Frequency for Frequency Set Point 0</b>	Specifies the <b>FSP0 operating frequency</b> of the memory interface in MHz. If you change the memory frequency, you should update the memory latency parameters on the <b>Memory</b> tab and the memory timing parameters on the <b>Mem Timing</b> tab. Note: This parameter can be auto-computed. (Identifier: PHY_MEMCLK_FSP0_FREQ_MHZ)
<b>Instance ID</b>	Instance ID of the EMIF IP. EMIF in the same bank, or connected to related user logic (e.g. to the same INIU), should have unique IDs in order to distinguish them when using the side-band interface. Valid values are 0-6. (Identifier: INSTANCE_ID)

Table 98. Group: General IP Parameters / Memory Device Preset Selection

Display Name	Description
<b>Use Memory Device Preset from file</b>	Specifies whether MEM_PRESET_ID will be a value from Quartus (if false), or a value from a custom preset file path (if true) (Identifier: MEM_PRESET_FILE_EN)
<b>Memory Preset Custom File Path</b>	Path to a .qprs file on the users disk (Identifier: MEM_PRESET_FILE_QPRS)
<b>Memory Preset</b>	The name of a preset that the user would like to load, describing the memory device that this emif will be targeting. (Identifier: MEM_PRESET_ID)

Table 99. Group: General IP Parameters / Advanced Parameters / PHY / Topology

Display Name	Description
<b>Use NOC</b>	Specifies whether we are using the NOC or bypassing it
continued...	

Display Name	Description
	(Identifier: PHY_NOC_EN)
<b>Asynchronous Enable</b>	Specifies whether the user logic is clocked based on the clock provided by the IP (Sync), or by a separate user clock (Async). If true - async mode is used, if false - sync mode is used. (Identifier: PHY_ASYNC_EN)
<b>AC Placement</b>	Indicates location on the device where the interface will reside (specifically, the location of the AC lanes in terms IO BANK and TOP vs BOT part of the IO BANK). Legal ranges are derived from device floorplan. By default (value=AUTO), the most optimal location is selected (to maximize available frequency and data width). Note: This parameter can be auto-computed. (Identifier: PHY_AC_PLACEMENT)
<b>PLL Reference Clock Frequency</b>	Specifies what PLL reference clock frequency the user will supply. It is recommended to use the fastest possible PLL reference clock frequency because it leads to better jitter performance. Note: This parameter can be auto-computed. (Identifier: PHY_REFCLK_FREQ_MHZ)

**Table 100. Group: General IP Parameters / Advanced Parameters / Analog Properties / Termination (FPGA-side)**

Display Name	Description
<b>Host Address/Command Output Drive Strength</b>	This parameter allows you to change the output on chip termination settings for the selected I/O standard on the Address/Command Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_S_FPGA_AC_OUTPUT_OHM)
<b>Host PLL Reference Clock Input Termination</b>	This parameter allows you to change the input on chip termination settings for the selected I/O standard on the CK Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_T_FPGA_REFCLK_INPUT_OHM)
<b>Host CK Output Drive Strength</b>	This parameter allows you to change the output on chip termination settings for the selected I/O standard on the CK Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_S_FPGA_CK_OUTPUT_OHM)
<b>Host DQ Input Termination</b>	This parameter allows you to change the input on chip termination settings for the selected I/O standard on the DQ Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_T_FPGA_DQ_INPUT_OHM)
<b>Host DQ Output Drive Strength</b>	This parameter allows you to change the output on chip termination settings for the selected I/O standard on the DQ Pins. Perform board simulation with IBIS models to determine the best settings for your design. Note: This parameter can be auto-computed. (Identifier: R_S_FPGA_DQ_OUTPUT_OHM)

**Table 101. Group: General IP Parameters / Advanced Parameters / AXI Settings / AXI Interface Settings**

Display Name	Description
<b>AXI-Lite Port Access Mode</b>	Specifies whether the AXI-Lite port is connected to the fabric, the NOC, or disabled Note: This parameter can be auto-computed.



Display Name	Description
	(Identifier: AXI_SIDEHAND_ACCESS_MODE)

**Table 102. Group: General IP Parameters / Advanced Parameters / Advanced Parameters / Additional String Parameters**

Display Name	Description
<b>User Extra Parameters</b>	Semi-colon separated list of key/value pairs of extra parameters. (Identifier: USER_EXTRA_PARAMETERS)

**Table 103. Group: Example Design / Example Design**

Display Name	Description
<b>HDL Selection</b>	This option lets you choose the format of HDL in which generated simulation and synthesis files are created. You can select either Verilog or VHDL. (Identifier: EX_DESIGN_HDL_FORMAT)
<b>Synthesis</b>	Generate Synthesis Example Design (Identifier: EX_DESIGN_GEN_SYNTH)
<b>Simulation</b>	Generate Simulation Example Design (Identifier: EX_DESIGN_GEN_SIM)
<b>NOC Refclk Freq</b>	NOC Refclk Freq for the NOC control IP Note: This parameter can be auto-computed. (Identifier: EX_DESIGN_NOC_REFCLK_FREQ_MHZ)
<b>Hydra Remote Access</b>	Specifies whether the Hydra control and status registers are accessible via JTAG, exported to the fabric, or just disabled (Identifier: EX_DESIGN_HYDRA_REMOTE)

## 8.2. Intel Agilex 7 M-Series FPGA EMIF IP Pin and Resource Planning

The following topics provide guidelines on pin placement for external memory interfaces.

Typically, all external memory interfaces require the following FPGA resources:

- Interface pins
- PLL and clock network
- RZQ pins
- Other FPGA resources—for example, core fabric logic, and debug interfaces

Once all the requirements are known for your external memory interface, you can begin planning your system.

### 8.2.1. Intel Agilex 7 M-Series FPGA EMIF IP Interface Pins

Any I/O banks that do not support transceiver operations in Intel Agilex 7 M-Series FPGAs support external memory interfaces.

However, RDQS (read data strobe), WCK (write clock), and DQ (data) pins are listed in the device pin tables and are fixed at specific locations in the device. You must adhere to these pin locations to optimize routing, minimize skew, and maximize margins. Always check the pin table for the actual locations of the DQS and DQ pins.

**Note:** Maximum interface width varies from device to device depending on the number of I/O pins and DQS or DQ groups available. Achievable interface width also depends on the number of address and command pins that the design requires. To ensure adequate PLL, clock, and device routing resources are available, you should always test fit any IP in the Intel Quartus Prime software before PCB sign-off.

### 8.2.1.1. Estimating Pin Requirements

You should use the Intel Quartus Prime software for final pin fitting.

However, you can estimate whether you have enough pins for your memory interface using the EMIF Device Selector on [www.intel.com](http://www.intel.com), or perform the following steps:

1. Determine how many read/write data pins are associated per data strobe or clock pair.
2. Calculate the number of other memory interface pins needed, including any other clocks (write clock or memory system clock), address, command, and RZQ. Refer to the External Memory Interface Pin Table to determine necessary address/command/clock pins based on your desired configuration.
3. Calculate the total number of I/O banks required to implement the memory interface, given that an I/O bank supports up to 96 pins.

Test the proposed pin-outs with the rest of your design in the Intel Quartus Prime software (with the correct I/O standard and OCT connections) before finalizing the pin-outs. There can be interactions between modules that are illegal in the Intel Quartus Prime software that you might not know about unless you compile the design and use the Intel Quartus Prime Pin Planner.

### 8.2.1.2. DIMM Options

The table and figures below illustrate pin placement and routing recommendation for a single 32-bit channel, and two 16-bit channels, respectively.


**Note:** You should always consult your memory vendor's data sheet to verify pin placement and routing plans.

**Table 104. Pin Options for LPDDR5 x32 and x16**

Pins	1CH x32	2CH x16	
Data	32-bit DQ[15:0]_A DQ[15:0]_B	DQ[15:0]_A	DQ[15:0]_B
Data mask	DM[1:0]_A DM[1:0]_B	DM[1:0]_A	DM[1:0]_B
Read data strobe	RDQS[1:0]_t_A RDQS[1:0]_c_A RDQS[1:0]_t_B	RDQS[1:0]_t_A RDQS[1:0]_c_A	RDQS[1:0]_t_B RDQS[1:0]_c_B
continued...			

Pins	1CH x32	2CH x16	
	RDQS[1:0]_t_B		
Write clock	WCK[1:0]_t_A WCK[1:0]_c_A WCK[1:0]_t_B WCK[1:0]_c_B		
Command/address	CA[6:0]_A CS0_A CA[6:0]_B CS0_B	CA[6:0]_A CS0_A	CA[6:0]_B CS0_B
Clock	CK_t_A CK_c_A CK_t_B CK_c_B	CK_t_A CK_c_A	CK_t_B CK_c_B
Reset	RESET_n	RESET_n (Resistor jumper to select from mem_0 or mem_1.)	

Figure 30. Pin Options for LPDDR5 x16





For specific pin connection requirements, refer to [Specific Pin Connection Requirements](#).

#### 8.2.2.2. PLL

When using PLL for external memory interfaces, you must consider the following guidelines:

For the clock source, use the clock input pin specifically dedicated to the PLL that you want to use with your external memory interface. The input and output pins are only fully compensated when you use the dedicated PLL clock input pin.

For specific pin connection requirements, refer to [Specific Pin Connection Requirements](#).

#### 8.2.3. Pin Guidelines for Intel Agilex 7 M-Series FPGA EMIF IP

The Intel Agilex 7 M-Series FPGA contains I/O banks on the top and bottom edges of the device, which can be used by external memory interfaces.

Intel Agilex 7 M-Series FPGA I/O banks contain 96 I/O pins. Each bank is divided into two sub-banks with 48 I/O pins in each. Sub-banks are further divided into four I/O lanes, where each I/O lane is a group of twelve I/O ports.

The I/O bank, I/O lane, and pairing pin for every physical I/O pin can be uniquely identified by the following naming convention in the device pin table:

- The I/O pins in a bank are represented as P#X#Y#, where:
  - P# represents the pin number in a bank. It ranges from P0 to P95, for 96 pins in a bank.
  - X# represents the bank number on a given edge of the device. X0 is the farthest bank from the zipper.
  - Y# represents the top or bottom edge of the device. Y0 and Y1 refer to the I/O banks on the bottom and top edge, respectively.
- Because an IO96 bank comprises two IO48 sub-banks, all pins with P# value less than 48 (P# <48) belong to the same I/O sub-bank. All other pins belong to the second IO48 sub-bank.
- The *Index Within I/O Bank* value falls within one of the following ranges: 0 to 11, 12 to 23, 24 to 35, or 36 to 47, and represents one of I/O lanes 0, 1, 2, or 3, respectively.
- To determine whether I/O banks are adjacent, you can refer to the sub-bank-ordering figures for your device family in the [Architecture: I/O Bank](#) topic. In general, you can assume that I/O banks are adjacent within an I/O edge, unless the I/O bank is not bonded out on the package (indicated by the presence of the " - " symbol in the I/O table), or if the I/O bank does not contain 96 pins, indicating that it is only partially bonded out. If an I/O bank is not fully bonded out in a particular device, it cannot be included within the span of sub-banks for a larger external memory interface. In all cases, you should use the Intel Quartus Prime software to verify that your usage can be implemented.
- The pairing pin for an I/O pin is in the same I/O bank. You can identify the pairing pin by adding 1 to its *Index Within I/O Bank* number (if it is an even number), or by subtracting 1 from its *Index Within I/O Bank* number (if it is an odd number).

### 8.2.3.1. General Guidelines

You should follow the recommended guidelines when performing pin placement for all external memory interface pins targeting Intel Agilex 7 M-Series devices, whether you are using the hard memory controller or your own solution.

Observe the following general guidelines when placing pins for your Intel Agilex 7 M-Series external memory interface:

1. Ensure that the pins of a single external memory interface reside on the same edge I/O.
2. An external memory interface can occupy one or more banks on the same edge. When an interface must occupy multiple banks, ensure that those banks are adjacent to one another.
3. Any pin in the same bank that is not used by an external memory interface may not be available for use as a general purpose I/O pin:
  - For fabric EMIF, unused pins in an I/O lane assigned to an EMIF interface cannot be used as general-purpose I/O pins. In the same sub-bank, pins in an I/O lane that is not assigned to an EMIF interface, can be used as general-purpose I/O pins.
4. All address and command pins and their associated clock pins (CK\_t and CK\_c) must reside within a single sub-bank. The sub-bank containing the address and command pins is identified as the address and command sub-bank.
5. The address and command pins and their associated clock pins in the address and command bank must follow a fixed pin-out scheme, as defined in the *Intel Agilex 7 M-Series External Memory Interface Pin Information* file.
6. An unused I/O lane in the address and command sub-bank can serve to implement a data group, such as a x8 DQS group. The data group must be from the same controller as the address and command signals.
7. An I/O lane must not be used by both address and command pins and data pins.
8. Place read data groups according to the DQS grouping in the pin table and Pin Planner. Read data strobes (such as RDQS\_t and RDQS\_c) must reside at physical pins capable of functioning as RDQS\_t and RDQS\_c for a specific read data group size. You must place the associated read data pins (DQ), within the same group.
9. One of the sub-banks in the device (typically the sub-bank within corner bank 3A) may not be available if you use certain device configuration schemes. For some schemes, there may be an I/O lane available for EMIF data group.
  - AVST-8 – This is contained entirely within the SDM, therefore all lanes of sub-bank 3A can be used by the external memory interface.
  - AVST-16/AVST-32– Lanes 4, 5, 6, and 7 are all effectively occupied and are not usable by the external memory interface.
10. Two memory interfaces cannot share an I/O 48 sub-bank.

### 8.2.3.2. Specific Pin Connection Requirements

### PLL

For LPDDR5, you must constrain the PLL reference clock to the address and command lanes only.

- You must constrain differential reference clocks to pin indices 10 and 11 in lane 2 when placing command address pins in lane 3 and lane 2.
- The sharing of PLL reference clocks across multiple LPDDR5 interfaces is permitted within an I/O bank.

### OCT

For LPDDR5, you must constrain the RZQ pin to the address and command lanes only.

- You must constrain RZQ to pin index 2 in lane 3 when placing command address pins in lane 3 and lane 2.
- The sharing of RZQ across multiple LPDDR5 interfaces is permitted within an I/O bank.

### RDQS/DQ/DM

For LPDDR5 x8 DQS grouping, the following rules apply:

- You may use pin indices 0, 1, 2, 3, 8, 9, 10, and 11 within a lane for DQ mode pins only.
- You must use pin index 4 for the RDQS\_p pin only.
- You must use pin index 5 for the RDQS\_n pin only.
- You must ensure that pin index 7 remains unused. Pin index 7 is not available for use as a general purpose I/O.
- You must use pin index 6 for the DM pin only.

#### 8.2.3.3. Command and Address Signals

Command and address signals in SDRAM devices are clocked into the memory device using the CK\_t or CK\_c signal.

#### 8.2.3.4. Clock Signals

LPDDR5 SDRAM devices use CK\_t and CK\_c signals to clock the address and command signals into the memory.

The memory uses these clock signals to generate the DQS signal during a read through the DLL inside the memory.

## 9. Intel Agilex 7 M-Series FPGA EMIF IP – Timing Closure

This chapter describes timing analysis and optimization techniques that you can use to achieve timing closure within the FPGA.

**Note:** At this time, Intel Agilex 7 M-Series device timing models have not been verified by silicon characterization.

### 9.1. Timing Closure

The following sections describe the timing analysis using the respective FPGA data sheet specifications and the user-specified memory data sheet parameters.

- Core to core (C2C) transfers have timing constraints created and are analyzed by the Timing Analyzer. Core timing does not include user logic timing within core or to and from the EMIF block. The EMIF IP provides the constrained clock to the customer logic.
- Core to periphery (C2P) transfers have timing constraints created and are timing analyzed by the Timing Analyzer.
- Periphery to core (P2C) transfers have timing constraints created and are timing analyzed by the Timing Analyzer.
- Periphery to periphery (P2P) transfers are modeled entirely by a minimum pulse width violation on the hard block, and have no internal timing arc.

To account for the effects of calibration, the EMIF IP includes additional scripts that are part of the `<phy_variation_name>_report_timing.tcl` and `<phy_variation_name>_report_timing_core.tcl` files that determine the timing margin after calibration. These scripts use the setup and hold slacks of individual pins to emulate what is occurring during calibration to obtain timing margins that are representative of calibrated PHYs. The effects considered as part of the calibrated timing analysis include improvements in margin because of calibration, and quantization error and calibration uncertainty because of voltage and temperature changes after calibration.

#### 9.1.1. Timing Analysis

Timing analysis of Intel Agilex 7 M-Series EMIF IP is somewhat simpler than that of some earlier device families, because Intel Agilex 7 M-Series devices have more hardened blocks and fewer soft logic registers to be analyzed, because most are user logic registers.

Your Intel Agilex 7 M-Series EMIF IP includes a Synopsys Design Constraints File (`.sdc`) which contains timing constraints specific to your IP. The `.sdc` file also contains Tool Command Language (`.tcl`) scripts which perform various timing analyses specific to memory interfaces.



#### 9.1.1.1. PHY or Core

Timing analysis of the PHY or core path includes the path from the last set of registers in the core to the first set of registers in the periphery (C2P), or the path from the last set of registers in the periphery to the first of registers in the core (P2C) and the ECC related path if it is enabled.


Core timing analysis excludes user logic timing to or from EMIF blocks. The EMIF IP provides a constrained clock (for example: ddr4\_usr\_clk) with which to clock customer logic; pll\_afi\_clk serves this purpose.

The PHY or core analyzes this path by calling the `report_timing` command in `<variation_name>_report_timing.tcl` and `<variation_name>_report_timing_core.tcl`.


## 9.2. Optimizing Timing

The Intel Quartus Prime software offers several advanced features that you can use to assist in meeting core timing requirements.


1. On the **Assignments** menu, click **Settings**. In the **Category** list, click **Compiler Settings**. Under **Optimization mode**, select one of the **Performance** options.




2. On the **Assignments** menu, click **Settings**. In the **Category** list, click **Compiler Settings** > **Advanced Settings (Synthesis)**. For **Optimization Technique**, select **Speed**.



3. On the **Assignments** menu, click **Settings**. In the **Category** list, click **Compiler Settings** ➤ **Advanced Settings (Fitter)**. For **Physical Placement Effort**, select **High Effort** or **Maximum Effort**. The High and Maximum effort settings take additional compilation time to further optimize placement.



4. On the **Assignments** menu, click **Settings**. In the **Category** list, click **Compiler Settings** ➤ **Advanced Settings (Fitter)**. For **Placement Effort Multiplier**, select a number higher than the preset value of 1.0. A higher value increases CPU time, but may improve placement quality.



## 10. Intel Agilex 7 M-Series FPGA EMIF IP – Controller Optimization

---

When designing an external memory interface, you should understand the ways available to increase the efficiency and bandwidth of the memory controller.

The following topics discuss factors that affect controller efficiency and ways to increase the efficiency of the controller.

### Controller Efficiency

Controller efficiency varies depending on data transaction. The best way to determine the efficiency of the controller is to simulate the memory controller for your specific design.

Controller efficiency is expressed as:

Efficiency = number of active cycles of data transfer/total number of cycles

The total number of cycles includes the number of cycles required to issue commands or other requests.

**Note:** You calculate the number of active cycles of data transfer in terms of local clock cycles.

### 10.1. Interface Standard

Complying with certain interface standard specifications affects controller efficiency.

When interfacing the memory device to the memory controller, you must observe timing specifications and perform the following bank management operations:

- **Activate**

Before you issue any read (RD) or write (WR) commands to a bank within an SDRAM device, you must open a row in that bank using the activate (ACT) command. After you open a row, you can issue a read or write command to that row based on the  $t_{RCD}$  specification. Reading or writing to a closed row has negative impact on the efficiency as the controller has to first activate that row and then wait until  $t_{RCD}$  time to perform a read or write.

- **Precharge**

To open a different row in the same bank, you must issue a precharge command. The precharge command deactivates the open row in a particular bank or the open row in all banks. Switching a row has a negative impact on the efficiency as you must first precharge the open row, then activate the next row and wait  $t_{RCD}$  time to perform any read or write operation to the row.

- **Device CAS latency**

The memory device has its own read latency, and the higher the CAS latency, the less efficient an individual access. The higher the operating frequency, the longer the CAS latency is in number of cycles.

- **Refresh**

A refresh, in terms of cycles, consists of the precharge command and the waiting period for the auto refresh.

## 10.2. Bank Management Efficiency

Bank management operation affects controller efficiency.

When a read operation reads changes from a row in a bank, it has an impact on efficiency, relative to the row in the bank remaining unchanged.

When a row in the bank is unchanged, the controller does not need to issue precharge and activate commands; by not issuing precharge and activate commands, the speed of the read operation is increased, resulting in better efficiency.

Similarly, if you do not switch between read and write frequently, the efficiency of your controller improves significantly.

## 10.3. Data Transfer

The following methods of data transfer reduce the efficiency of your controller:

- Performing individual read or write accesses is less efficient.
- Switching between read and write operation reduces the efficiency of the controller.
- Performing read or write operations from different rows within a bank or in a different bank—if the bank and a row you are accessing is not already open—also affects the efficiency of your controller.

## 10.4. Improving Controller Efficiency

You can use the following methods to improve the efficiency of your controller.

- Frequency of Operation
- Series of Reads or Writes

The following sections discuss these methods in detail.

### 10.4.1. Frequency of Operation

Certain frequencies of operation give you the best possible latency based on the memory parameters. The memory parameters you specify through the parameter editor are converted to clock cycles and rounded up.

In most cases, the frequency and parameter combination is not optimal. If you are using a memory device that has  $t_{\text{RCD}} = 15 \text{ ns}$  and are running the interface at 1200 MHz, you get the following results:

- For quarter-rate implementation ( $t_{\text{Ck}} = 3.33 \text{ ns}$ ):  
 $t_{\text{RCD}}$  convert to clock cycle =  $15/3.33 = 4.5$ , rounded up to 5 clock cycles or 16.65 ns.

### 10.4.2. Series of Reads or Writes

Performing a series of reads or writes from the same bank and row increases controller efficiency.

For best performance, minimize random reads and random writes. When you perform reads and writes to random locations, the operations require row and bank changes. To change banks, the controller must precharge the previous bank and activate the row in the new bank. Even if you change the row in the same bank, the controller has to close the bank (precharge) and reopen it again just to open a new row (activate). Because of the precharge and activate commands, efficiency can decrease by as much as 3–15%, as the controller needs more time to issue a read or write.

If you must perform a random read or write, use additive latency and bank interleaving to increase efficiency.

Controller efficiency depends on the method of data transfer between the memory device and the FPGA, the memory standards specified by the memory device vendor, and the type of memory controller.

## 11. Intel Agilex 7 M-Series FPGA EMIF IP – Debugging

---

This chapter discusses issues and strategies for debugging your external memory interface IP.

### 11.1. Interface Configuration Performance Issues

There are many interface combinations and configurations possible in an Intel design, therefore it is impractical for Intel to explicitly state the achievable  $f_{MAX}$  for every combination.

Intel seeks to provide guidance on typical performance, but this data is subject to memory component timing characteristics, interface widths, depths directly affecting timing deration requirements, and the achieved skew and timing numbers for a specific PCB.

FPGA timing issues should generally not be affected by interface loading or layout characteristics. In general, the Intel performance figures for any given device family and speed-grade combination should usually be achievable.

To resolve FPGA (PHY and PHY reset) timing issues, refer to the *Timing Closure* chapter.

Achievable interface timing (address and command, half-rate address and command, read and write capture) is directly affected by any layout issues (skew), loading issues (deration), signal integrity issues (crosstalk timing deration), and component speed grades (memory timing size and tolerance). Intel performance figures are typically stated for the default (single rank, unbuffered DIMM) case. Intel provides additional expected performance data where possible, but the  $f_{MAX}$  is not achievable in all configurations. Intel recommends that you optimize the following items whenever interface timing issues occur:

- Improve PCB layout tolerances
- Use a faster speed grade of memory component
- Ensure that the interface is fully and correctly terminated
- Reduce the loading (reduce the deration factor)

#### 11.1.1. Interface Configuration Bottleneck and Efficiency Issues

Depending on the transaction types, efficiency issues can exist where the achieved data rate is lower than expected. Ideally, these issues should be assessed and resolved during the simulation stage because they are sometimes impossible to solve later without rearchitecting the product.

Any interface has a maximum theoretical data rate derived from the clock frequency, however, in practice this theoretical data rate can never be achieved continuously due to protocol overhead and bus turnaround times.

Simulate your desired configuration to ensure that you have specified a suitable external memory family and that your chosen controller configuration can achieve your required bandwidth.

Efficiency can be assessed in several different ways, and the primary requirement is an achievable continuous data rate. The local interface signals combined with the memory interface signals and a command decode trace should provide adequate visibility of the operation of the IP to understand whether your required data rate is sufficient and the cause of the efficiency issue.

To show if under ideal conditions the required data rate is possible in the chosen technology, follow these steps:

1. Use the memory vendor's own testbench and your own transaction engine.
2. Use either your own driver, or modify the provided example driver, to replicate the transaction types typical of your system.
3. Simulate this performance using your chosen memory controller and decide if the achieved performance is still acceptable.

Observe the following points that may cause efficiency or bottleneck issues at this stage:

- Identify the memory controller rate (full, half, or quarter) and commands, which may take two or four times longer than necessary
- Determine whether the memory controller is starved for data by observing the appropriate request signals.
- Determine whether the memory controller processor transactions at a rate sufficient to meet throughput requirements by observing appropriate signals, including the local ready signal.

Consider using either a faster interface, or a different memory type to better align your data rate requirements to the IP available directly from Intel.

Intel also provides stand-alone PHY configurations so that you may develop custom controllers or use third-party controllers designed specifically for your requirements.

## 11.2. Functional Issue Evaluation

Functional issues occur at all frequencies (using the same conditions) and are not altered by speed grade, temperature, or PCB changes. You should use functional simulation to evaluate functional issues.

The Intel FPGA IP includes the option to autogenerate a testbench specific to your IP configuration, which provides an easy route to functional verification.

The following issues should be considered when trying to debug functional issues in a simulation environment.

### 11.2.1. Intel IP Memory Model

Intel memory IP autogenerates a generic simplified memory model that works in all cases. This simple read and write model is not designed or intended to verify all entered IP parameters or transaction requirements.

The Intel-generated memory model may be suitable to evaluate some limited functional issues, but it does not provide comprehensive functional simulation.

### 11.2.2. Vendor Memory Model

Contact the memory vendor directly, because many additional models are available from the vendor's support system.

When using memory vendor models, ensure that the model is correctly defined for the following characteristics:

- Speed grade
- Organization
- Memory allocation
- Maximum memory usage
- Number of ranks on a DIMM
- Buffering on the DIMM
- ECC

*Note:* Refer to the **readme.txt** file supplied with the memory vendor model, for more information about how to define this information for your configuration. Also refer to Transcript Window messages, for more information.

*Note:* Intel does not provide support for vendor-specific memory models.

During simulation vendor models output a wealth of information regarding any device violations that may occur because of incorrectly parameterized IP.

### 11.2.3. Transcript Window Messages

When you are debugging a functional issue in simulation, vendor models typically provide much more detailed checks and feedback regarding the interface and their operational requirements than the Intel generic model.

In general, you should use a vendor-supplied model whenever one is available. Consider using second-source vendor models in preference to the Intel generic model.

Many issues can be traced to incorrectly configured IP for the specified memory components. Component data sheets usually contain settings information for several different speed grades of memory. Be aware data sheets specify parameters in fixed units of time, frequencies, or clock cycles.

The Intel generic memory model always matches the parameters specified in the IP, as it is generated using the same engine. Because vendor models are independent of the IP generation process, they offer a more robust IP parameterization check.

During simulation, review the transcript window messages and do not rely on the Simulation Passed message at the end of simulation. This message indicates only that the example driver successfully wrote and then read the correct data for a single test cycle.

Even if the interface functionally passes in simulation, the vendor model may report operational violations in the transcript window. These reported violations often explain why an interface appears to pass in simulation, but fails in hardware.



Vendor models typically perform checks to ensure that the following types of parameters are correct:

- Burst length
- Burst order
- tMRD
- tMOD
- tRFC
- tREFPDEN
- tRP
- tRAS
- tRC
- tACTPDEN
- tWR
- tWRPDEN
- tRTP
- tRDPDEN
- tINIT
- tXPDLL
- tCKE
- tRRD
- tCCD
- tWTR
- tXPR
- PRECHARGE
- CAS length
- Drive strength
- AL
- tDQS
- CAS\_WL
- Refresh
- Initialization
- tIH
- tIS
- tDH
- tDS

If a vendor model can verify that all these parameters are compatible with your chosen component values and transactions, it provides a specific insight into hardware interface failures.

## 11.3. Timing Issue Characteristics

The PHY and controller combinations automatically generate timing constraint files to ensure that the PHY and external interface are fully constrained and that timing is analyzed during compilation. Nevertheless, timing issues can still occur. This topic discusses how to identify and resolve any timing issues that you may encounter.

Timing issues typically fall into two distinct categories:

- FPGA core timing reported issues
- External memory interface timing issues in a specific mode of operation or on a specific PCB

The Timing Analyzer reports timing issues in two categories: core-to-core and core-to-IOE transfers. These timing issues include the PHY and PHY reset sections in the Timing Analyzer Report DDR subsection of timing analysis. External memory interface timing issues are reported specifically in the Timing Analyzer Report DDR subsection, excluding the PHY and PHY reset. The Report DDR PHY and PHY reset sections only include the PHY, and specifically exclude the controller, core, PHY-to-controller and local interface. Intel Quartus Prime timing issues should always be evaluated and corrected before proceeding to any hardware testing.

PCB timing issues are usually Intel Quartus Prime timing issues, which are not reported in the Intel Quartus Prime software, if incorrect or insufficient PCB topology and layout information is not supplied. PCB timing issues are typically characterized by calibration failure, or failures during user mode when the hardware is heated or cooled. Further PCB timing issues are typically hidden if the interface frequency is lowered.

### 11.3.1. Evaluating FPGA Timing Issues

Usually, you should not encounter timing issues with Intel-provided IP unless your design exceeds Intel's published performance range or you are using a device for which the Intel Quartus Prime software offers only preliminary timing model support. Nevertheless, timing issues can occur in the following circumstances:

- The **.sdc** files are incorrectly added to the Intel Quartus Prime project
- Intel Quartus Prime analysis and synthesis settings are not correct
- Intel Quartus Prime Fitter settings are not correct

For all of these issues, refer to the correct user guide for more information about recommended settings, and follow these steps:

1. Ensure that the IP generated **.sdc** files are listed in the Intel Quartus Prime Timing Analyzer files to include in the project window.
2. Configure the Settings as follows, to help close timing in the design:

- a. On the **Assignments** menu click **Settings**.
  - b. In the **Category** list, click **Compiler Settings**.
  - c. Select **Optimization mode > Performance > High Performance Effort**.
  - a. On the **Assignments** menu click **Settings**.
  - b. In the **Category** list, click **Compiler Settings > Advanced Settings (Synthesis)**.
  - c. For **Optimization Technique**, select **Speed**.
  - a. On the **Assignments** menu click **Settings**.
  - b. In the **Category** list, click **Compiler Settings > Advanced Settings (Fitter)**.
  - c. For **Physical Placement Effort**, select **High Effort/Maximum Effort**.
3. Use **Timing Analyzer Report Ignored Constraints**, to ensure that **.sdc** files are successfully applied.
  4. Use **Timing Analyzer Report Unconstrained Paths**, to ensure that all critical paths are correctly constrained.

More complex timing problems can occur if any of the following conditions are true:

- The design includes multiple PHY or core projects
- Devices where the resources are heavily used
- The design includes wide, distributed, maximum performance interfaces in large die sizes

Any of the above conditions can lead to suboptimal placement results when the PHY or controller are distributed around the FPGA. To evaluate such issues, simplify the design to just the autogenerated example top-level file and determine if the core meets timing and you see a working interface. Failure implies that a more fundamental timing issue exists. If the standalone design passes core timing, evaluate how this placement and fit is different than your complete design.

Use Logic Lock regions or design partitions to better define the placement of your memory controllers. When you have your interface standalone placement, repeat for additional interfaces, combine, and finally add the rest of your design.

Additionally, use fitter seeds and increase the placement and router effort multiplier.

### 11.3.2. Evaluating External Memory Interface Timing Issues

External memory interface timing issues usually relate to the FPGA input and output characteristics, PCB timing, and memory component characteristics.

The FPGA input and output characteristics are usually fixed values, because the IOE structure of the devices is fixed. Optimal PLL characteristics and clock routing characteristics do have an effect. Assuming the IP is correctly constrained with autogenerated assignments, and you follow implementation rules, the design should reach the stated performance figures.

Memory component characteristics are fixed for any given component or DIMM. Consider using faster components or DIMMs in marginal cases when PCB skew may be suboptimal, or your design includes multiple ranks when deration may cause read

capture or write timing challenges. Using faster memory components often reduces the memory data output skew and uncertainty easing read capture, and lowering the memory's input setup and hold requirement, which eases write timing.

Increased PCB skew reduces margins on address, command, read capture and write timing. If you are narrowly failing timing on these paths, consider reducing the board skew (if possible), or using faster memory. Address and command timing typically requires you to manually balance the reported setup and hold values with the dedicated address and command phase in the IP.

Refer to the respective IP user guide for more information.

Degradation because of increased loading, or suboptimal layout may result in a lower than desired operating frequency meeting timing. You should close timing in the Timing Analyzer software using your expected loading and layout rules before committing to PCB fabrication.

Ensure that any design with an Intel PHY is correctly constrained and meets timing in the Timing Analyzer software. You must address any constraint or timing failures before testing hardware.

For more information about timing constraints, refer to the Timing Analysis chapter.

## 11.4. Verifying Memory IP Using the Signal Tap Logic Analyzer

The Signal Tap logic analyzer shows read and write activity in the system.

For more information about using the Signal Tap logic analyzer, refer to the *Intel Quartus Prime Pro Edition User Guide: Debug Tools*.

To add the Signal Tap logic analyzer, follow these steps:

1. On the Tools menu click **Signal Tap Logic Analyzer**.
2. In the **Signal Configuration** window next to the **Clock** box, click ... (Browse Node Finder).
3. Type the memory interface system clock in the **Named** box, for **Filter** select **Signal Tap: presynthesis** and click **Search**.
4. Select the memory interface clock that is exposed to the user logic.
5. Click **OK**.
6. Under Signal Configuration, specify the following settings:
  - For **Sample depth**, select **512**
  - For **RAM type**, select **Auto**
  - For **Trigger flow control**, select **Sequential**
  - For **Trigger position**, select **Center trigger position**
  - For **Trigger conditions**, select **1**

## 11.5. Generating Traffic with the Test Engine IP

Every Intel Agilex 7 M-Series FPGA EMIF design example includes an instance of the software-driven programmable AXI traffic generator, known as the Test Engine IP.

You can view the Test Engine IP software within the following Python scripts:

- A `main.py` file that parses the `.qsys` file and selects the traffic program to run during execution.
- A `traffic_patterns.py` file that contains many different tutorial programs and functional tests that you can refer to when writing your own traffic patterns.

For the EMIF design example, the hard-coded traffic program selected when you generate a design is the `emif_tg_emulation` traffic program, which provides these features:

- Single write and read (with  $AxLEN=axlen\_a^1$ )
- Single write and read (with  $AxLEN=axlen\_b^2$ )
- Sequential address<sup>3</sup> block of 512 writes and 512 reads (with  $AxLEN=axlen\_a^1$ )
- Sequential address<sup>3</sup> block of 512 writes and 512 reads (with  $AxLEN=axlen\_b^2$ )
- Random address<sup>4</sup> block of 512 writes and 512 reads (with  $AxLEN=axlen\_a^1$ )

<sup>1</sup> The  $axlen\_a$  value is dependent on the memory technology:

- For DDR4: 0
- For DDR5: 1
- For LPDDR5: 3

<sup>2</sup> The  $axlen\_b$  value is dependent on the memory technology:

- For DDR4: 0
- For DDR5: 0 (results in Read-Modify-Write or Data-Masking on the memory side).
- For LPDDR5: 3

<sup>3</sup> Sequential Address pattern starts at address=0, and increments by  $(AXI\_DATA\_WIDTH/8)*(AxLEN+1)$  on each transaction.

<sup>4</sup> Random Address pattern starts at address=0, and uses pseudo-random addresses.

## 12. Document Revision History for External Memory Interfaces Intel Agilex 7 M-Series FPGA IP User Guide

---

Document Version	Intel Quartus Prime Version	IP Version	Changes
2023.04.03	23.1	3.0.0	Initial release.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.

ISO  
9001:2015  
Registered